Sign In
Upload
Manuals
Brands
Silicon Laboratories Manuals
Transmitter
Si4010-C2
Silicon Laboratories Si4010-C2 Manuals
Manuals and User Guides for Silicon Laboratories Si4010-C2. We have
1
Silicon Laboratories Si4010-C2 manual available for free PDF download: Manual
Silicon Laboratories Si4010-C2 Manual (157 pages)
CRYSTAL-LESS SOC RF TRANSMITTER
Brand:
Silicon Laboratories
| Category:
Transmitter
| Size: 0 MB
Table of Contents
Table of Contents
3
1 System Overview
11
Figure 1.1. Si4010 Block Diagram
12
2 Test Circuit
13
Figure 2.1. Test Block Diagram with 10-Pin MSOP
13
3 Typical Application Schematic
14
Si4010 Used in a 5-Button RKE System with LED Indicator
14
Si4010 with an External Crystal in a 4-Button RKE System with LED Indicator
14
Figure 3.1. Si4010 Used in a 5-Button RKE System with LED Indicator
14
Figure 3.2. Si4010 with an External Crystal in a 4-Button RKE System with LED Indicator
14
4 Ordering Information
15
Table 4.1. Product Selection Guide
15
5 Top Markings
16
Soic
16
Figure 1. Si4010 Top Marking
16
Table 1. Top Marking Explanation
16
Msop
17
Figure 2. Si4010 Top Marking
17
Table 2. Top Marking Explanation
17
6 Pin Definitions
18
MSOP, Application
18
MSOP, Programming/Debug Mode
19
SOIC Package, Application
20
SOIC Package, Programming/Debug Mode
21
7 Package Specifications
22
10-Pin MSOP
22
Figure 7.1. 10-Pin MSOP Package
22
Table 7.1. Package Dimensions
22
14-Pin SOIC Package
23
Figure 7.2. 14-Pin SOIC Package
23
Table 7.2. Package Dimensions
23
8 PCB Land Pattern 10-Pin MSOP
24
Figure 8.1. 10-Pin MSOP Recommended PCB Land Pattern
24
Table 8.1. 10-Pin MSOP Dimensions
25
9 PCB Land Pattern 14-Pin SOIC Package
26
Figure 9.1. 14-Pin SOIC Recommended PCB Land Pattern
26
Table 9.1. PCB Land Pattern Dimensions
27
10 Electrical Characteristics
28
Table 10.1. Recommended Operating Conditions
28
Table 10.2. Absolute Maximum Ratings
28
Table 10.3. DC Characteristics
29
Table 10.4. Si4010 RF Transmitter Characteristics
30
Table 10.5. Low Battery Detector Characteristics
31
Table 10.6. Optional Crystal Oscillator Characteristics
31
Table 10.7. EEPROM Characteristics
32
Table 10.8. Low Power Oscillator Characteristics
32
Table 10.9. Sleep Timer Characteristics
32
11 System Description
33
Overview
33
Figure 11.1. Functional Block Diagram
33
Setting Basic Si4010 Transmit Parameters
35
Applications Programming Interface (API) Commands
35
12 Power Amplifier
36
Figure 12.1. Simplified PA Block Diagram
36
Register Description
38
SFR Definition 12.1. PA_LVL
38
XREG Definition 12.3. Bpa_Trim
39
13 Output Data Serializer (ODS)
40
Description
40
Timing
40
Figure 13.1. OOK Timing Example
40
Figure 13.2. FSK Timing Example
40
Register Description
41
SFR Definition 13.1. ODS_CTRL
41
SFR Definition 13.2. ODS_TIMING
42
SFR Definition 13.3. ODS_DATA
43
SFR Definition 13.4. ODS_RATEL
43
SFR Definition 13.5. ODS_RATEH
44
SFR Definition 13.6. ODS_WARM1
44
SFR Definition 13.7. ODS_WARM2
45
14 LC Oscillator (LCOSC)
46
Register Description
46
SFR Definition 14.1. LC_FSK
46
15 Low Power Oscillator and System Clock Generator
47
Register Description
47
SFR Definition 15.2. SYSGEN
48
16 Crystal Oscillator (XO)
49
Register Description
49
17 Frequency Counter
50
Figure 17.1. Frequency Counter Block Diagram
50
Register Description
52
SFR Definition 17.1. FC_CTRL
52
SFR Definition 17.2. FC_INTERVAL
53
XREG Definition 17.3. IFC_COUNT
53
18 Sleep Timer
54
19 Bandgap and LDO
54
20 Low Leakage HVRAM
54
21 Temperature Sensor
54
22 Microcontroller
55
Figure 22.1. CIP-51 Block Diagram
55
Instruction Set
56
Instruction and CPU Timing
56
Table 22.1. CIP-51 Instruction Set Summary
57
Register Descriptions
61
SFR Definition 22.1. DPL
61
SFR Definition 22.2. DPH
61
SFR Definition 22.3. SP
62
SFR Definition 22.4. ACC
62
SFR Definition 22.5. B
63
SFR Definition 22.6. PSW
64
23 Memory Organization
65
Figure 23.1. Address Space Map after the Boot
65
Program Memory
66
Internal Data Memory
66
External Data Memory
66
General Purpose Registers
66
Bit Addressable Locations
67
Stack
67
Special Function Registers (SFR)
67
Registers Mapped to XDATA Address Space (XREG)
67
NVM (OTP) Memory
67
MTP (EEPROM) Memory
68
24 System Boot and NVM Programming
69
Startup Overview
69
Reset
70
Chip Program Levels
70
NVM Organization
71
Device Boot Process
72
Figure 24.1. NVM Address Map
72
Error Handling During Boot
73
CODE/XDATA RAM Address Map
73
Figure 24.2. CODE/XDATA RAM Address Map
75
Boot Status Variables
76
Table 24.1. Boot XDATA Status Variables
76
SFR Definition 24.2. BOOT_FLAGS
78
Boot Routine Destination Address Space
79
Figure 24.3. Boot Routine Destination CPU Address Space for Copy from NVM
79
NVM Programming
80
Retest and Retest Configuration
81
Table 24.2. Run Chip Retest Protection Flags: NVM Programmer
81
Boot and Retest Protection NVM Control Byte
83
NVM Byte Definition 24.3. PROT3_CTRL
83
Chip Protection Control Register
84
SFR Definition 24.4. PROT0_CTRL
84
25 On-Chip Registers
85
Special Function Registers
85
Table 25.1. Special Function Register (SFR) Memory Map
85
Table 25.2. Special Function Registers
86
XREG Registers
88
Table 25.3. XREG Register Memory Map in External Memory
89
Table 25.4. XREG Registers
90
26 Interrupts
91
MCU Interrupt Sources and Vectors
92
Interrupt Priorities
92
Interrupt Latency
92
Interrupt Register Descriptions
93
Table 26.1. Interrupt Summary
93
SFR Definition 26.1. IE
94
SFR Definition 26.2. IP
95
SFR Definition 26.3. EIE1
96
SFR Definition 26.4. EIP1
97
SFR Definition 26.5. INT_FLAGS
98
External Interrupts
99
SFR Definition 26.6. PORT_INTCFG
100
27 Power Management Modes
101
Idle Mode
101
Stop Mode
101
SFR Definition 27.1. PCON
102
28 AES Hardware Accelerator
103
AES SFR Registers
103
SFR Definition 28.1. GFM_DATA
104
SFR Definition 28.2. GFM_CONST
104
SFR Definition 28.3. SBOX_DATA
105
SFR Definition 28.4. SYS_SET
105
29 Reset Sources
106
Device Boot Outline
106
External Reset
106
Software Reset
107
30 Port Input/Output
108
Figure 30.1. Device Package and Port Assignments
108
Table 30.1. 10-Pin Mode
109
Table 30.2. 14-Pin Mode
109
Figure 30.2. GPIO[3:1] Functional Diagram
110
Figure 30.3. Other GPIO Functional Diagram
110
GPIO Pin Special Roles
111
Table 30.3. GPIO Special Roles
111
Matrix Mode Option
112
Pullup Roff Option
112
Figure 30.4. Push Button Organization in Matrix Mode
113
Pullup Roff and Matrix Mode Option Control
114
Special GPIO Modes Control
115
Table 30.4. GPIO Special Roles Control and Order
116
Figure 30.5. GPIO[5] LED Driver Block Diagram
117
LED Driver on GPIO[5]
117
SFR Definition 30.1. P0
118
SFR Definition 30.2. P0CON
119
SFR Definition 30.3. P1
119
SFR Definition 30.4. P1CON
120
SFR Definition 30.5. P2
120
SFR Definition 30.6. PORT_CTRL
121
SFR Definition 30.7. PORT_SET
122
31 Clock Output Generation
123
Figure 31.1. Output Clock Generator Block Diagram
123
Register Description
124
SFR Definition 31.1. CLKOUT_SET
124
32 Control and System Setting Registers
126
SFR Definition 32.1. GPR_CTRL
126
SFR Definition 32.2. GPR_DATA
126
SFR Definition 32.3. RBIT_DATA
127
33 Real Time Clock Timer
128
Figure 33.1. RTC Timer Block Diagram
128
RTC Interrupt Flag Time Uniformity
129
Register Description
129
SFR Definition 33.1. RTC_CTRL
130
34 Timers 2 and 3
131
Interrupt Flag Generation
132
Figure 34.1. Timer Interrupt Generation
132
16-Bit Timer with Auto Reload (Wide Mode)
133
16-Bit Capture Mode (Wide Mode)
133
Figure 34.2. Timer 16-Bit Mode Block Diagram (Wide Mode)
133
8-Bit Timer/Timer Mode (Split Mode)
134
Figure 34.3. Capture 16-Bit Mode Block Diagram (Wide Mode)
134
8-Bit Capture/Capture Mode (Split Mode)
135
Figure 34.4. Two 8-Bit Timers in Timer/Timer Configuration (Split Mode)
135
8-Bit Timer/Capture Mode (Split Mode)
136
Figure 34.5. Two 8-Bit Timers in Capture/Capture Configuration (Split Mode)
136
Figure 34.6. Two 8-Bit Timers in Timer/Capture Configuration (Split Mode)
137
Figure 34.7. Two 8-Bit Timers in Capture/Timer Configuration (Split Mode)
138
SFR Definition 34.1. TMR_CLKSEL
139
SFR Definition 34.2. TMR2CTRL
140
SFR Definition 34.3. TMR2RL
142
SFR Definition 34.4. TMR2RH
142
SFR Definition 34.5. TMR2L
143
SFR Definition 34.6. TMR2H
143
SFR Definition 34.7. TMR3CTRL
144
SFR Definition 34.8. TMR3RL
146
SFR Definition 34.9. TMR3RH
146
SFR Definition 34.10. TMR3L
147
SFR Definition 34.11. TMR3H
147
35 C2 Interface
148
C2 Pin Sharing
148
Figure 35.1. 10-Pin C2 USB Debugging Adapter Connection to Device
148
Figure 35.2. 14-Pin C2 Toolstick Connection to Device
150
36 IDE Development Environment and Debugging Chain
151
Functionality Limitations While Using IDE Development Environment
151
Chip Shutdown Limitation
152
LED Driver Usage While Using IDE Debugging Chain
152
37 Additional Reference Resources
154
Document Change List
155
Contact Information
156
Advertisement
Advertisement
Related Products
Silicon Laboratories Si4012
Silicon Laboratories Si4010 Series
Silicon Laboratories Si4010-GT
Silicon Laboratories Si4010-GS
Silicon Labs Si4784
Silicon Labs Si4785
Silicon Labs Si4700
Silicon Labs Si474 Series
Silicon Labs Si4701
Silicon Laboratories Si471 Series
Silicon Laboratories Categories
Motherboard
Microcontrollers
Computer Hardware
Control Unit
Adapter
More Silicon Laboratories Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL