Appendix B: Xilinx Design Constraints; Overview - Xilinx ZCU111 User Manual

Xilinx Design Constraints

Overview

The Xilinx design constraints (XDC) file template for the ZCU111 board provides for designs
targeting the ZCU111 evaluation board. Net names in the constraints listed correlate with
net names on the latest ZCU111 evaluation board schematic. Identify the appropriate pins
and replace the net names with net names in the user RTL. See the Vivado Design Suite User
Guide: Using Constraints (UG903)
The HSPC FMCP connector J26 is connected to RFSoC banks powered by the variable
voltage V
AJ_FMC
I/O standards must be uniquely defined by each customer.
See
IMPORTANT:
ZCU111 Board User Guide
UG1271 (v1.1) August 6, 2018
[Ref 8]
. Because different FMC cards implement different circuitry, the FMC bank
ZCU111 board documentation
www.xilinx.com
for more information.
for the XDC file.
Appendix B
90
Send Feedback