Table of Contents
Advertisement
Counter
OUT C
High
Basic
Process
performance
OUT C
(D): Counter number (bits)
Setting value Counter setting value (BIN 16 bits
Setting
Internal device
data
Bit
(Only C)
(D)
Set value
*1 Counter value cannot be set by indirect designation.
See Page 105 Indirect Specification for further information on indirect designation.
*2 Counter value can be set only with a decimal constant (K). Hexadecimal constants (H) and real numbers cannot be used for timer
settings.
Processing details
• When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value)
and the count up status (present value set value), and the contacts respond as follows:
• A Contact: Continuity
• B Contact: Non-continuity
• No count is conducted with the operation results at ON. (There is no need to perform pulse conversion on count input.)
• After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is
executed.
• A negative number (-32768 to -1) cannot be set as the setting value for the timer. If the set value is 0, the processing is
identical to that which takes place for 1.
• Indexing for the counter coil and contact can use only Z0 and Z1. (QnUDVCPU is excluded.) Counter setting value has no
limitation for indexing.
• The number of basic steps of the OUT C instruction is 4.
For counter counting methods, refer to the User's Manual (Function Explanation, Program Fundamentals) for
the CPU module used.
Operation error
• There is no operation error in the OUT instruction.
5 SEQUENCE INSTRUCTIONS
154
5.3 Output Instructions
Redundant Universal
LCPU
Command
Command
*1
)
R, ZR
Word
(Other
than T, ST,
C)
Indirect designation is
@D0
not permitted.
C0
J\
U\G
Bit
Word
K50
Set value
Setting in the range
C0
from 1 to 32767 is valid.
Counter number (D)
D10
Set value
Data register value in the
C1
range from 1 to 32767 is valid.
Counter number (D)
Zn
Constant
K
*2
Others
Advertisement
Table of Contents
