Identical 16-Bit Data Block Transfer - Mitsubishi Electric MELSEC-Q/L Programming Manual

Hide thumbs Also See for MELSEC-Q/L:
Table of Contents

Advertisement

Identical 16-bit data block transfer

FMOV(P)
High
Basic
Process
performance
FMOV
FMOVP
(S): Data to be transferred or the head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D): Head number of the devices of transfer destination (BIN 16 bits)
n:
Number of data to be transferred (BIN 16 bits)
Setting
Internal device
data
Bit
(S)
(D)
n
Processing details
• Transfers 16-bit data at the device designated by (S) to n points of devices starting from the one designated by (D).
b15
b0
S
3456
H
• In cases where (S) designates a word device and (D) a bit device, the number of bits designated by digit designation for the
bit device will be the object bits for the word device (S). If K1Y30 has been designated by (D), the lower 4 bits of the word
device designated by (S) will become the object.
b15
S
D100
• If bit device has been designated for (S) and (D), then (S) and (D) should always have the same number of digits.
• Selection whether to check a device range
Whether to check a device range during execution of the FMOV instruction can be set with SM237 (Device range check inhibit flag). (Only when the conditions
of the subset processing are established)
While SM237 is ON, whether (D) to (D) + (n) - 1 is within the device range or not is not checked.
For details of SM237, refer to the User's Manual (Hardware Design, Maintenance and Inspection) for the CPU module used.
Precautions
While SM237 is on, do not make the following access.
• The indexing target exceeds the device range.
• The value obtained from "(D) to (D) + (n) - 1" is over the boundaries of the device ranges.
• Accessing the file register with file register not set.
• Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).
*1 Refer to the DFMOV instruction.
6 BASIC INSTRUCTIONS
310
6.4 Data Transfer Instructions
Redundant Universal
LCPU
R, ZR
Word
b15
D
3456
Transfer
D
+1
3456
D
+2
3456
D
+(n-2)
3456
D
+(n-1)
3456
b4
b3
b2
b1
b0
Transfer
1 0 1 1
Command
Command
J\
Bit
Word
b0
H
H
H
n
H
H
D
+3
D
+2
D
+1
D
Y3F
Y3C
Y3B
Y38
Y37
Y34
Y33
0
1 0 1 1
1 0 1 1
1 0 1 1
1
1 1
n
FMOV
S
D
FMOVP
S
D
U\G
Zn
Y30
*1
n
n
Constant
Others
K, H

Advertisement

Table of Contents
loading

Table of Contents