Samsung S5PC100 User Manual page 1504

Table of Contents

Advertisement

HDMI
3.3 HDMI SYSTEM CONTROL REGISTER 2 (HDMI_CON_2, R/W, ADDRESS = 0XF030_0008)
HDMI_CON_2
Reserved
VID_PERIOD_EN
Reserved
DVI_ BAND_EN
Reserved
3.4 HDMI SYSTEM STATUS FLAG REGISTER (STATUS, R/W, ADDRESS = 0XF030_0010)
STATUS
AUTHEN_ACK
AUD_FIFO_OVF
Reserved
UPDATE_RI_INT
UPDATE_PJ_INT
ExchangeKSV_INT
WATCHDOG_INT
WtForActiveRx_IN
T
NOTE: Refer to HDCP Transmitter Authentication Protocol State Diagram in HDCP spec.
9.10-22
Bit
[7:6]
Reserved
Video preamble control.
[5]
0 = Applies Video Preamble. (HDMI mode)
1 = Video Preamble is not applied (DVI mode)
[4:2]
Reserved
In DVI mode, the leading guard band is not used.
[1]
0 = Applies Guard band (HDMI mode)
1 = Guard band is not applied (DVI mode)
[0]
Reserved
Bit
If hdcp is authenticated, it occurs. This bit keeps the
authentication signal constantly. It is not cleared.
[7]
This bit is not an interrupt source.
0 = not authenticated, 1= authenticated
If audio FIFO is overflowed, this bit will be set. Once it is set, it
should be cleared by host.
[6]
0 = not full, 1= full
[5]
Reserved
HDCP generates this signal. Refer to HDCP documentation.
[4]
If it is written by 1, it is cleared.
0 = not occurred, 1= interrupt occurred
HDCP generates this signal. Refer to HDCP documentation.
[3]
If it is written by 1, it is cleared.
0 = not occurred, 1= interrupt occurred
HDCP generates this signal. Refer to HDCP documentation.
[2]
If it is written by 1, it is cleared.
0 = not occurred, 1= interrupt occurred
HDCP generates this signal. Refer to HDCP documentation.
[1]
If it is written by 1, it is cleared.
0 = not occurred, 1= interrupt occurred
HDCP generates this signal. Refer to HDCP documentation.
[0]
If it is written by 1, it is cleared.
0 = not occurred, 1= interrupt occurred
S5PC100 USER'S MANUAL (REV1.0)
Description
Description
Reset Value
00
0
00
0
0
Reset Value
0
0
0
0
0
0
0
0

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents