Download Print this page

IBM 4300 Manual page 300

Processors principles of operation for ecps: vse mode
Hide thumbs Also See for 4300:

Advertisement

Index
a
access-control bits
3-4
access exceptions
6-15
address, assigned storage location for
priority of
6-16
access key
3-7
ADD (A,AR) binary instructions
ADD DECIMAL (AP) instruction
example
A-25
ADD HALFWORD (AH) instruction
example
A-6
7-5
8-4
3-10
7-5
ADD LOGICAL (AL,ALR) instructions
7-5
ADD NORMALIZED (AD,ADR,AE,AER,AXR)
instructions
9-6
example
A-30
ADD UNNORMALIZED (AU,AUR,AW,AWR)
instructions
9-7
example
A-30
address
arithmetic, unsigned binary
7-3
base
5-4
comparison
13-1
effect on CPU state
4-2
failing-storage
(see
failing-storage address)
format
3-2
generation
5-3
for storage addressing
3-1
I/O (channel/device)
(see
I/O address)
invalid
6-10
numbering of byte locations
3-1
page
3-4
PER
4-11
virtual
3-1
wraparound
3-1
address-compare controls
13-1
addressable state
3-5
addressing, one-level
3-3
addressing exception
6-10
as an access exception
6-15
relation to storage size
3-3
AFCC (available-frame-capacity count)
3-6
alert
as class of machine-check conditions
error (in limited channel logout)
allowed interruptions
6-4
alter-and-display controls
alteration
13-2
general-register (PER event)
storage (PER event)
4-11
4-12
11-5
12-60
AND (N,NC,NI,NR) instructions
7-5
examples
A-6
architectural mode
indication of
selection of
arithmetic
binary
7-3
1-1
13-4
13-2
decimal
(see
decimal instructions)
floating-point
(see
floating-point instructions)
logical
(see
unsigned binary arithmetic)
assembler language
A-5
instruction formats in
(see
individual instruction
descriptions)
assigneo storage locations
attachment of I/O devices
attention (I/O unit status)
3-9
12-2
12-48
auxiliary storage
(see
storage, auxiliary)
available-frame-capacity count (AFCC)
3-6
available state (I/O system)
12-9
b
B field of instruction
5-4
base address
5-4
register
2-2
basic control
(see
BC mode)
BC (basic-control) mode
4-3
program conversion to EC mode
10-11
PSW format in
4-6
binary
(see also
fixed-point)
arithmetic
7 -3
negative zero
7-2
number representation
7-2
examples
A-2
one's complement for
7-2, 7-3
overflow
7-3
example
A-2
sign bit
7-2
binary-to-decimal conversion
7 -16
block-multiplexer channel
12-4
block-multiplexing control
12-4
effect on CLEAR I/O instruction
12-14
effect on START I/O FAST RELEASE instruction
of
12-21
block of I/O data
12-28
incorrect length for
12-53
self-describing
12-33
borrow
7-34
boundary alignment
3-2
for instructions
5-2
branch address
5-4
BRANCH AND LINK (BAL,BALR) instructions
example
A-7
BRANCH ON CONDITION (BC,BCR)
instructions
7-9
example
A-7
BRANCH ON COUNT (BCT,BCTR) instructions
example
A-7
BRANCH ON INDEX HIGH (BXH) instruction
example
A-8
B.RANCJ:I ON INDEX LOW OR EQUAL (BXLE)
lllstructlOn
7 -10
example
A-9
branching
5-4
buffer storage (cache)
3-1
burst mode (channel operation)
12-3
bus-out check (bit in I/O-sense data)
busy
as
1/
0 unit status
in I/O operations
byte
3-1
12-49
12-6
byte-multiplex mode (channel operation)
byte-multiplexer channel
12-4
C
cache
3-1
12-38
12-3
CAl (channel-available interruption)
12-45
capacity counts
3-6
carry
7-3
7-8
7-9
7-10
Index
X-I

Advertisement

loading