Ac Electrical Specifications - Gci Timing - Motorola MC68302 User Manual

Integrated multi-protocol processor
Hide thumbs Also See for MC68302:
Table of Contents

Advertisement

6.19 AC ELECTRICAL SPECIFICATIONS - GCI TIMING
Num.
280
281
282
280
281
282
283
284
285
286
287
288
289
290
291
292
293
NOTES:
GCI supports the NORMAL mode and the GCI channel 0 (GCNO) in MUX mode.
Normal mode uses 512 kHz clock rate l256K bit rate).
MUX mode uses 256 x n - 3088 kbs (clock rate is data rate x 2).
The ratio CLKIL 1CLK must be greater than 2.511.
(see Figure 6-17)
Characteristic
L1CLK GCI Clock Frequency (Normal Mode) (see Note 1)
L 1 CLK Clock Period Normal Mode (see Note 1)
L 1 CLK Width Low/High Normal Mode
L 1 CLK Rise/Fall Time Normal Mode
L 1 CLK (GCI Clock) Period (MUX Mode) (see Note 1)
L 1 CLK Clock Period MUX Mode (see Note 1)
L1CLK Width Low/High MUX Mode
L1CLK Rise/Fall Time MUX Mode
L1SY1 Sync Setup Time to L1CLK Falling Edge
L 1 SY1 Sync Hold Time to L 1 CLK Falling Edge
L1TxD Active Delay (from L1CLK Rising Edge) (see Note 2)
L 1TxD Active Delay (from L 1 SY1 Rising Edge) (see Note 2)
L 1 RxD Setup Time to L 1 CLK Rising Edge
L 1 RxD Hold Time to L 1 CLK Rising Edge
Time Between Successive L 1 SY1 in
SDS1-SDS2 Active Delay from L 1CLK Rising Edge (see Note 3)
SDS1-SDS2 Active Delay from L 1SY1 Rising Edge !see Note 3)
SDS1-SDS2 Inactive Delay from L 1CLK Falling Edge
GCIDCL (GCI Data Clock) Active Delay
Normal Mode
SCIT Mode
1. The ratio CLK/L1CLK must be greater than 2.5/1.
2. Condition CL= 150 pF
L 1TxD becomes valid after the L 1 CLK rising edge or L 1 SY1, whichever is later.
3. SDS1-SDS2 become valid after the L1CLK rising edge or L1SY1, whichever is later.
MOTOROLA
MC68302 USER'S MANUAL
16 MHz
Min
Max
-
512
1800
2100
840
1450
-
50
-
6.668
150
-
55
-
-
20
30
-
50
-
o
100
0
100
20
-
50
-
64
-
192
-
10
90
10
90
1
-
0
50
Unit
kHz
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
L1CLK
L1CLK
ns
ns
L1CLK
ns
6-27

Advertisement

Table of Contents
loading

Table of Contents