Table of Contents
Advertisement
Signal Definitions
Table 3-2.
Ball
I/O
No.
Signal Name
(PU/PD)
AL24
MA4
O
6
MD8
I/O
AL25
6
MD10
I/O
AL26
6
MD9
I/O
AL27
AL28
MA12
O
6
MD23
I/O
AL29
AL30
V
PWR
IO
AL31
V
GND
SS
1.
For Buffer Type definitions, refer to Table 9-10 "Buffer Types" on page
371.
2.
Is 5V tolerant (ACK#, AFD#/DSTRB#, BUSY/WAIT#, ERR#, INIT#,
PD[7:0], PE, SLCT, SLIN#/ASTRB#, STB#/WRITE#, ONCTL#,
PWRCNT[2:1]).
3.
The TFT_PRSNT strap determines the power-on reset (POR) state of
PMR[23].
4.
The LPC_ROM strap determines the power-on reset (POR) state of
PMR[14] and PMR[22].
5.
May need 5V tolerant protection at system level (DDC_SCL,
DDC_SDA).
6.
Is back-drive protected (MD[63:0], DPOS_PORT1, DNEG_PORT1,
DPOS_PORT2, DNEG_PORT2, DPOS_PORT3, DNEG_PORT3,
ACK#, AFD#/DSTRB#, BUSY/WAIT#, ERR#, INIT#, PD[7:0], PE, SLCT,
SLIN#/ASTRB#, STB#/WRITE#, ONCTL#, PWRCNT[2:1]).
AMD Geode™ SC1200/SC1201 Processor Data Book
BGU481 Ball Assignment - Sorted by Ball Number (Continued)
1
Buffer
Power
Type
Rail
Configuration
O
V
---
2/5
IO
IN
, TS
V
---
T
2/5
IO
IN
, TS
V
---
T
2/5
IO
IN
, TS
V
---
T
2/5
IO
O
V
---
2/5
IO
IN
, TS
V
---
T
2/5
IO
---
---
---
---
---
---
32579B
39
Advertisement
Table of Contents
