Appendix 4.4 Transmission Delay Time Of Master Station <-> Remote Device Station; (Ver.2 Compatible Device Station) - Mitsubishi Electric L26CPU-BT User Manual

Melsec-l cc-link system master/local module
Hide thumbs Also See for L26CPU-BT:
Table of Contents

Advertisement

Appendix 4.4
(1) Master station (RX)  Remote device station (RX), (RWr)
This indicates the time from when a signal is input to a remote device station until the corresponding CPU device
turns ON (OFF) or CPU device data is changed.
(a) Expression
The meanings of symbols in the table are as follows:
• SM: Master station sequence scan time
• LS: Link scan time
• n: LS  SM (Digits past the decimal point are rounded up to the nearest integer.)
• t: LS  m  SM (Digits past the decimal point are rounded up to the nearest integer.)
• Rd: Remote device station processing time
• m: Constant set in the extended cyclic setting
Expanded cyclic setting
With block guarantee of cyclic data per station
Calculation
value
Asynchronous mode
(SM  n) + (LS  1  m) + Rd
Normal value
(SM  n) + (LS  2  m) + Rd
Max. value
(b) Calculation example
Master station sequence scan time of 20ms, link scan time of 3ms, and the expanded cyclic setting "double".
With block guarantee of cyclic data per station
Calculation
value
Asynchronous mode
(20  1) + (3  1  3) + 1.5 = 30.5ms
Normal value
(20  1) + (3  2  3) + 1.5 = 39.5ms
Max. value
Transmission delay time of master station <->
remote device station (Ver.2 compatible device
station)
Single
m
Synchronous mode
{(SM  t)  1} + Rd
{(SM  t)  2} + Rd
Synchronous mode
{(20  1)  1} + 1.5 = 21.5ms
{(20  1)  2} + 1.5 = 41.5ms
Double
1
3
Without block guarantee of cyclic data per station
Asynchronous mode
SM + (LS  1  m) + Rd
SM + (LS  2  m) + Rd
Without block guarantee of cyclic data per station
Asynchronous mode
20 + (3  1  3) + 1.5 = 30.5ms
20 + (3  2  3) + 1.5 = 39.5ms
APPENDICES
Quadruple
Octuple
7
15
Synchronous mode
{(SM  t)  1} + Rd
{(SM  t)  2} + Rd
Synchronous mode
{(20  1)  1} + 1.5 = 21.5ms
{(20  1)  2} + 1.5 = 41.5ms
439
A

Advertisement

Table of Contents
loading

This manual is also suitable for:

L26cpu-pbtLj61bt11

Table of Contents