NEC V850E/MS1 UPD703100 User Manual page 147

CLKOUT
A0 to A23
BCYST
CSn/RASn
RD
OE
WE
UWR/UCAS
LWR/LCAS
IORD
IOWR
D0 to D15
WAIT
Remarks 1. This is the timing in the case of no waits.
2. The circle indicates the sampling timing.
3. The broken lines indicate high impedance.
4. n = 0 to 7
CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION
Figure 5-9. EDO DRAM Access Timing (1/4)
(a) Read timing 1
T1 T2
Row Column
address address
Optional
User's Manual U12688EJ4V0UM00
TB TB TE
Column
Column address
address
Data Data Data
147