Revision History - Xilinx AC701 User Manual

For the artix-7 fpga
Hide thumbs Also See for AC701:
Table of Contents

Advertisement

DISCLAIMER
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY,
NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including
negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with,
the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such
damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct
any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce,
modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions
of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may
be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be
fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such
critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.
AUTOMOTIVE APPLICATIONS DISCLAIMER
AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS
OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR
REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR
TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES.
USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO
APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.
© Copyright 2012–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands
included herein are trademarks of Xilinx in the United States and other countries. PCI, PCI Express, PCIe, and PCI-X are trademarks of
PCI-SIG and used under license. HDMI, HDMI logo, and High-Definition Multimedia Interface are trademarks of HDMI Licensing LLC. All
other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.
Date
Version
10/23/2012
1.0
Initial Xilinx release.
01/30/2013
1.1
Updated photograph in
Revised last paragraph under
Module, page
MHz Clock Generator, page
Clocks, page
under
row in
Display, page
Figure 1-34, page 53
Board Power System, page 67
paragraph under
page
Compliance
08/28/2013
1.2
Added
AC701 Evaluation Board
Figure 1-2, page 11
DDR3 Memory Module, page
23, third paragraph under
33, first, second and third paragraphs under
35, fourth paragraph under
SFP/SFP+ Connector, page
Table 1-14, page
40. Revised second paragraph and added fourth paragraph under
47. Revised first paragraph under
and
Figure 1-35, page
and section
Power Management, page
82. Updated the
Xilinx Design Constraints in Appendix
Information.
Figure
1-10. Revised
Figure
www.xilinx.com
Revision
to revision 1.0 of the AC701 board. Revised
15, fourth paragraph under
GTP Transceivers, page
PCI Express Edge Connector, page
39. Revised third and fourth rows in
I2C Bus Switch, page
54. Revised
Figure 1-41, page
XADC Power System Measurement, page
62. Revised
Figure 1-49, page
C. Added
1-2,
Figure
1-49, and
Figure
Figure
USB JTAG
35, first paragraph under
U3 IN0: 125
U3/U4 IN2: FMC HPC GBT
38, and the first paragraph
Table 1-13, page 40
and the fifth
LCD Character
49. Added
Figure 1-32, page
57. Added section
AC701
72. Added third
78. Revised
Figure A-2,
Appendix F, Regulatory and
1-50.
UG952 (v1.4) August 6, 2019
1-3.
53,

Advertisement

Table of Contents
loading

Table of Contents