Table of Contents
Advertisement
Chapter 1:
AC701 Evaluation Board Features
System Clock Source
[Figure
The AC701 board has a 2.5V LVDS differential 200 MHz oscillator (U51) soldered onto the back
side of the board and wired to an FPGA MRCC clock input on bank 34. This 200 MHz signal pair
is named SYSCLK_P and SYSCLK_N, which are connected to FPGA U1 pins R3 and P3
respectively.
•
•
•
For more details, see the Si Time SiT9102 data sheet
Figure
X-Ref Target - Figure 1-11
Programmable User Clock Source
[Figure
The AC701 board has a programmable low-jitter 3.3V differential oscillator (U34) driving the
FPGA MRCC inputs of bank 14. This USER_CLOCK_P and USER_CLOCK_N clock signal pair
are connected to FPGA U1 pins M21 and M22 respectively. On power-up, the user clock defaults to
an output frequency of 156.250 MHz. User applications can change the output frequency within the
range of 10 MHz to 810 MHz through an I2C interface. Power cycling the AC701 board reverts the
user clock to its default frequency of 156.250 MHz.
•
•
26
Send Feedback
1-2, callout 6]
Oscillator: Si Time SiT9102AI-243N25E200.00000 (200 MHz)
PPM frequency tolerance: 50 ppm
Differential output
1-11.
C30
0.1 μF 10V
X5R
GND
Figure 1-11: System Clock Source
1-2, callout 7]
Programmable oscillator: Silicon Labs Si570BAB000544DG (10 MHz – 810 MHz)
Differential output
www.xilinx.com
[Ref
20]. The system clock circuit is shown in
VCC2V5
U51
SIT9102
200 MHz
Oscillator
1
6
OE
VCC
2
5
NC
OUT_B
3
4
GND
OUT
SYSCLK_N
R166
100Ω 1%
SYSCLK_P
UG952_c1_10_100212
AC701 Evaluation Board
UG952 (v1.4) August 6, 2019
Advertisement
Table of Contents
