Cpu Test Group - IBM R30 Operator's Manual

Table of Contents

Advertisement

Initial Values Test
This test checks the initial values of the IONIAN and SSGA ASICs. It is only run at PON
time.
SSGA Interrupt Registers Test
This test writes and reads specific values from each of the interrupt registers. The values
are then compared. Values are saved and restored in all the operations.
Floppy Disk Access Test
This test needs a formatted diskette in the diskette drive (the diskette content is erased by
the test). The test writes and reads several sectors on the diskette.

CPU Test Group

These tests are performed by all of the processors at Power-On under the control of Off Line
Test Monitor. These tests check the status of the CPU cards. The following tests are
available under this group.
CPU Processor Tests
This test checks the main instructions of the CPU.
Integer Logical Instructions
Integer Arithmetic Instructions
Floating Point Arithmetic Instructions (Single precision)
ADD. TRANSL. TEST
This test checks all the address translation mechanisms available on the machine. This test
is performed by the CPU.
Block Address Translation
Segmented Address Translation
Level 1 (primary cache) Test
This test checks the validity of the primary cache, embedded in the processor. This test is
performed automatically at each Power On by the processor internally. The test results are
automatically put in HID0 register. It contains the following sub-test.
HID0.31 Value Test
Level 2 (secondary cache) Test
This test checks the validity of the secondary cache and enables the checking of the
following h/w parts.
1. CCA2 ASICs (partially)
2. CCD2 ASICs (partially)
3. Secondary cache components.
It contains the following three subtests which are destructive, that is values used are not
restored and they are lost:
Level 2 Cache Accessibility Test
This test saves the HID0 content, validates the machine check stop
and cache parity check stop bits. Reads the HID0 contents and
restores the saved value.
This test checks cache accessibility. First, it calculates the available
memory address. It then validates Level 2 cache and writes 2 MB
A-11
SystemGuard Test Groups

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

R40R50

Table of Contents