Pwm Control Register; Pwm Control Registers - Motorola Freescale Semiconductor M-Core MMC2001 Reference Manual

Table of Contents

Advertisement

15.2.1 PWM Control Register

The PWM control register (PWMCR) controls the overall operation of the PWM chan-
nel. The status of the channel pin is also accessible.
PWMCR0 — PWM0 Control Register
PWMCR1 — PWM1 Control Register
PWMCR2 — PWM2 Control Register
PWMCR3 — PWM3 Control Register
PWMCR4 — PWM4 Control Register
PWMCR5 — PWM5 Control Register
15
14
13
12
R
0
0
0
0
W
RESET:
DOZE — Doze Mode
When the CPU executes a doze instruction and the system is placed in doze mode,
the DOZE bit affects operation of the PWM channel. If this bit is set, the PWM chan-
nel is disabled in doze mode. PWM channel operation is suspended at the end of the
current period. If IRQ_EN is set, an interrupt request is still generated following the
period compare that causes suspension. This interrupt can selectively cause the
CPU to exit doze mode.
0 = PWM channel is unaffected in doze mode
1 = PWM channel is disabled in doze mode
At reset, this bit is cleared to zero.
PWM IRQ — PWM Interrupt Request
This bit indicates that an interrupt was posted by a period compare. This bit can be
set by the user to post a PWM interrupt immediately for debugging purposes. This bit
is cleared automatically after it is read while set. If IRQ EN is cleared, this bit will not
be set.
0 = No interrupt posted
1 = PWM period rolled over
IRQ EN — Interrupt Request Enable
This bit controls PWM interrupt generation. While this bit is low, the interrupt is dis-
abled.
0 = PWM interrupt disabled
1 = PWM interrupt enabled
LOAD — Load PWMPR and PWMWR
Setting this bit forces a new period. The period and width registers are loaded into the
comparator latches and the counter is reset. This bit is cleared automatically after the
load has been performed. The actual load occurs some time after the CPU writes this
MOTOROLA
15-4
All manuals and user guides at all-guides.com
Freescale Semiconductor, Inc.
11
10
9
8
PWM
IRQ
DOZE
LOAD DATA
IRQ
EN
0
0
0
0
Figure 15-4 PWM Control Registers
PULSE WIDTH MODULATOR
For More Information On This Product,
Go to: www.freescale.com
7
6
5
4
COUNT
DIR
POL
MODE
0
0
0
10005000
10005008
10005010
10005018
10005020
10005028
3
2
1
0
CLKSEL
EN
0
0
0
0
MMC2001
REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents