Figure 11-9 Data Format, Cam Match Ram Read; Figure 11-10 Rd Format, Write Cache Victim And Lockdown Base; Figure 11-11 Rd Format, Write Cache Victim; Table 11-4 Write Cache Victim And Lockdown Operations - Epson ARM720T Core Cpu Manual

Revision 4 (amba ahb bus interface version)

page of 224

/ 224
Contents
Table of Contents
Bookmarks

Table of Contents

11: Test Support

The CAM match, RAM read format for data is shown in Figure 11-9.

Hit

Miss

11.4.1

Addressing the CAM and RAM

For the CAM read or write, and RAM read or write operations you must specify the segment,

index, and word (for the RAM operations). The CAM and RAM operations use the value in the

victim pointer for that segment, so you must ensure that the value is written in the victim

pointer before any CAM or RAM operation.

If the MCR write victim and lockdown base is used, then the victim pointer is incremented

after every CAM read or write, and every RAM read or write. If the MCR write victim is used,

then the victim pointer is only incremented after every CAM read or write. This enables

efficient reading or writing of the CAM and RAM for an entire segment. The write cache victim

and lockdown operations are shown in Table 11-4.

Operation

Write cache victim and lockdown base

Write cache victim

The write cache victim and lockdown base format for Rd is shown in Figure 11-10.

Index

Figure 11-10 Rd format, write cache victim and lockdown base

The write cache victim format for Rd is shown in Figure 11-11.

Index

Another cache test register, C15.C, is written with the current victim of the addressed segment

whenever an MCR CAM read is executed. This is intended for use in debug to establish the

value of the current victim pointer of each segment before reading the values of the CAM and

RAM, so that the value can be restored afterwards.

11-6