PM0214
4.3.11
NVIC register map
This table shows the NVIC register map and reset values. The base address of the main
NVIC register block is 0xE000E100. The NVIC_STIR register is located in a separate block
at 0xE000EF00.
Offset
Register
NVIC_ISER0
0x100
Reset Value
NVIC_ISER1
0x104
Reset Value
:
:
NVIC_ISER7
0x11C
Reset Value
NVIC_ICER0
0x180
Reset Value
NVIC_ICER1
0x184
Reset Value
:
:
NVIC_ICER7
0x19C
Reset Value
NVIC_ISPR0
0x200
Reset Value
NVIC_ISPR1
0x204
Reset Value
:
:
NVIC_ISPR7
0x21C
Reset Value
NVIC_ICPR0
0x280
Reset Value
NVIC_ICPR1
0x284
Reset Value
:
:
NVIC_ICPR7
0x29C
Reset Value
NVIC_IABR0
0x300
Reset Value
Table 49. NVIC register map and reset values
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reserved
- - - - - - - -
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reserved
- - - - - - - -
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reserved
- - - - - - - -
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Reserved
- - - - - - - -
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SETENA[31:0]
SETENA[63:32]
:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CLRENA[31:0]
CLRENA[63:32]
:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SETPEND[31:0]
SETPEND[63:32]
:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CLRPEND[31:0]
CLRPEND[63:32]
:
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ACTIVE[31:0]
PM0214 Rev 9
Core peripherals
SETENA [239:224]
CLRENA [239:224]
SETPEND [239:224]
CLRPEND [239:224]
219/262
261
Need help?
Do you have a question about the STM32H7 Series and is the answer not in the manual?