The STM32 Cortex-M4 instruction set
3.10.18
VMOV Arm Core register to scalar
Transfers one word to a floating-point register from an Arm core register.
Syntax
VMOV{cond}{.32} Dd[x], Rt
Where:
•
'cond' is an optional condition code, see
•
32 is an optional data size specifier.
•
Dd[x] is the destination, where [x] defines which half of the doubleword is transferred,
as follows:
If x is 0, the lower half is extracted
If x is 1, the upper half is extracted.
•
Rt is the source Arm core register.
Operation
This instruction transfers one word to the upper or lower half of a doubleword floating-point
register from an Arm core register.
Restrictions
Rt cannot be PC or SP.
Condition flags
These instructions do not change the flags.
168/262
Conditional execution on page
PM0214 Rev 9
PM0214
65.
Need help?
Do you have a question about the STM32H7 Series and is the answer not in the manual?
Questions and answers