PM0214
3.10.3
VCMP, VCMPE
Compares two floating-point registers, or one floating-point register and zero.
Syntax
VCMP{E}{cond}.F32 Sd, Sm
VCMP{E}{cond}.F32 Sd, #0.0
Where:
•
'cond' is an optional condition code, see
•
'E' If present, any NaN operand causes an Invalid Operation exception. Otherwise,
only a signaling NaN causes the exception.
•
'Sd' is the floating-point operand to compare.
•
'Sm' is the floating-point operand that is compared with
Operation
This instruction:
1.
Compares:
Two floating-point registers.
One floating-point register and zero.
1.
Writes the result to the FPSCR flags.
Restrictions
This instruction can raise an Invalid Operation exception if either operand is any type of
NaN. It always raises an Invalid
Condition flags
When this instruction writes the result to the FPSCR flags, the values are normally
transferred to the Arm flags by a subsequent VMRS instruction, see
Examples
VCMP.F32
VCMP.F32
Operation
S4, #0.0
S4, S2
PM0214 Rev 9
The STM32 Cortex-M4 instruction set
Conditional execution on page
exception if either operand is a signaling NaN.
65.
VMRS on page
169.
153/262
261
Need help?
Do you have a question about the STM32H7 Series and is the answer not in the manual?
Questions and answers