PM0214
3.10.15
VMOV scalar to Arm core register
Transfers one word of a doubleword floating-point register to an Arm core register.
Syntax
VMOV{cond} Rt, Dn[x]
Where:
•
'cond' is an optional condition code, see
•
'Rt' is the destination Arm core register.
•
'Dn' is the 64-bit doubleword register.
•
'x' Specifies which half of the doubleword register to use:
If x is 0, use lower half, if x is 1, use upper half.
Operation
This instruction transfers one word from the upper or lower half of a doubleword floating-
point register to an Arm core register.
Restrictions
Rt cannot be PC or SP.
Condition flags
These instructions do not change the flags.
The STM32 Cortex-M4 instruction set
Conditional execution on page
PM0214 Rev 9
65.
165/262
261
Need help?
Do you have a question about the STM32H7 Series and is the answer not in the manual?
Questions and answers