Table of Contents
Advertisement
21.1 Reset Function
The following two operations are available to generate the reset function.
(1) External reset input with RESET pin
(2) Internal reset by watchdog timer inadvertent program loop time detection
External reset and internal reset have no functional differences. In both cases, program execution starts at the
address at 0000H and 0001H by RESET input.
When a low level is input to the RESET pin or the watchdog timer overflows, a reset is applied and each hardware
is set to the status as shown in Table 21-1. Each pin has high impedance during reset input or during oscillation
stabilization time just after reset clear.
When a high level is input to the RESET pin, the reset is cleared and program execution starts after the lapse of
oscillation stabilization time (2
reset and program execution starts after the lapse of oscillation stabilization time (2
21-4).
Cautions 1. For an external reset, input a low level for 10 m s or more to the RESET pin.
www.DataSheet4U.com
CHAPTER 21 RESET FUNCTION
18
/f
). The reset applied by watchdog timer overflow is automatically cleared after a
X
2. During reset input, main system clock oscillation remains stopped but subsystem clock
oscillation continues.
3. When the STOP mode is cleared by reset, the STOP mode contents are held during reset input.
However, the port pin becomes high-impedance.
Figure 21-1. Block Diagram of Reset Function
RESET
Count Clock
CHAPTER 21 RESET FUNCTION
Reset Control Circuit
Watchdog Timer
Stop
18
/f
) (see Figures 21-2 to
X
Reset
Signal
Overflow
Interrupt
Function
491
Advertisement
Table of Contents
