Table of Contents
Advertisement
5.4.7 Register indirect addressing
[Function]
The memory is addressed with the contents of the register pair specified as an operand. The register pair to be
accessed is specified with the register bank select flag (RBS0 and RBS1) and the register pair specify code in the
instruction code. This addressing can be carried out for all the memory spaces.
[Operand format]
[Description example]
MOV A, [DE]; when selecting [DE] as register pair
[Illustration]
DE
www.DataSheet4U.com
The contents of addressed
memory are transferred
126
CHAPTER 5 CPU ARCHITECTURE
Identifier
—
Instruction code 1
15
D
7
A
Description
[DE], [HL]
0
0
0
0
1
0
1
8
7
E
7
Memory
0
0
Memory address specified
by register pair DE
0
Advertisement
Table of Contents
