Table of Contents
Advertisement
The functions of each power distribution are shown in the following table:
Power
+5.0V
+1.8V
+3.3V
+1.2V
Part 3.21: ALINX Customized Fan
Because ZU9EG generates a lot of heat when it works normally, we add a
heat sink and fan to the chip on the board to prevent the chip from overheating.
The control of the fan is controlled by the ZYNQ chip. The control pin is
connected to the IO of the BANK50 (PIN J10). If the IO level output is high, the
MOSFET is turned on and the fan is working. If the IO level output is low, the
fan stops. The fan design on the board is shown in Figure 3-21-1.
64 / 66
ZYNQ Ultrascale + FPGA Board AXU9EG User Manual
Figure 3-20-1: Carrier Board Power Schematic
Ethernet, USB2.0, BANK66,67 of Core Board
Ethernet, USB2.0, SD, DP, CAN, RS485
Amazon Store: https://www.amazon.com/alinx
Function
USB power supply
Ethernet
Advertisement
Table of Contents
Need help?
Do you have a question about the ZYNQ UltraScale+ and is the answer not in the manual?
Questions and answers