Alinx ZYNQ UltraScale+ User Manual page 14

Fpga development board
Hide thumbs Also See for ZYNQ UltraScale+:
Table of Contents

Advertisement

Figure 2-2-1: Overall Block Diagram of the ZYNQ ZU9EG Chip
The main parameters of the PS system part are as follows:
 ARM quad-core Cortex ™ -A53 processor, speed up to 1.3GHz, each
CPU 32KB level 1 instruction and data cache, 1MB level 2 cache,
shared by 2 CPUs
 ARM dual-core Cortex-R5 processor, speed up to 533MHz, each CPU
32KB level 1 instruction and data cache, and 128K tightly coupled
memory.
 External storage interface, support 32/64bit DDR4/3/3L, LPDDR4/3
interface
 Static storage interface, support NAND, 2xQuad-SPI FLASH.
 High-speed connection interface, support PCIe Gen2 x 4, 2 x USB3.0,
Sata 3.1, Display Port, 4 x Tri-mode, Gigabit Ethernet
14 / 66
ZYNQ Ultrascale + FPGA Board AXU9EG User Manual
Amazon Store: https://www.amazon.com/alinx

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ UltraScale+ and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Axu9egAxu15eg

Table of Contents