Alinx ZYNQ UltraScale+ User Manual page 23

the non-volatile nature of QSPI FLASH, it can be used as a boot device for the
system to store the boot image of the system. These images mainly include
FPGA bit files, ARM application code, and other user data files. The specific
models and related parameters of QSPI FLASH are shown in Table 2-4-1.
Position
U2, U3
QSPI FLASH is connected to the GPIO port of the BANK500 in the PS
section of the ZYNQ chip. In the system design, the GPIO port functions of
these PS ports need to be configured as the QSPI FLASH interface. Figure
2-4-1 shows the QSPI Flash in the schematic.
Configure chip pin assignments:
Signal Name
MIO5_QSPI0_SS_B
23 / 66
ZYNQ Ultrascale + FPGA Board AXU9EG User Manual
Model
MT25QU256ABA1EW9
Table 2-4-1: QSPI FLASH Specification
Figure 2-4-1: QSPI Flash in the schematic
Amazon Store: https://www.amazon.com/alinx
Capacity
256Mbit
Pin Name
PS_MIO5_500
Factory
Winbond
Pin Number
AM15