Output Pins - NEC V850E/CA1 ATOMIC Preliminary User's Manual

32-/16-bit single-chip microcontroller
Table of Contents

Advertisement

12.3.5 Output pins

(1)
SCKn pin
When the CSIn operation is disabled (CSIE bit of CSIMn register = 0), the SCKn pin output status is
as follows (n = 0, 1).
CKP
0
1
Remarks: 1. n = 0, 1
2. When any of bits CKP and CKS2 to CKS0 of the CSICn register is overwritten, the SCKn
pin output changes.
(2)
SOn pin
When the CSIn operation is disabled (CSIE bit of CSIMn register = 0), the SOn pin output status is
as follows (n = 0, 1).
TRMD
DAP
0
Don't care
1
Remarks: 1. When any of bits TRMD, CCL, DIR, AUTO, and CSICn of the CSIMn register or DAP bit
of the CSICn register is overwritten, the SOn pin output changes.
2. SOTBm: Bit m of SOTBn register (m = 0, 7, 15)
3. SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)
4. n = 0, 1
364
Chapter 12 Serial Interface Function
CKS2
CKS1
Don't care
Don't care
1
1
Other than above
AUTO
Don't care
Don't care
0
Don't care
Don't care
1
0
1
Preliminary User's Manual U14913EE1V0UM00
CKS0
Don't care
1
CCL
DIR
Don't care
Don't care
0
0
1
1
0
1
0
0
1
1
0
1
SCKn Pin Output
Fixed to high level
Fixed to high level
Fixed to low level
SOn Pin Output
Fixed at low level
SO latch value (low level)
SOTB7 value
SOTB0 value
SOTB15 value
SOTB0 value
SOTBF7 value
SOTBF0 value
SOTBF15 value
SOTBF0 value

Advertisement

Table of Contents
loading

Table of Contents