Xilinx VC707 User Manual page 20

VC707 Evaluation Board Features
Chapter 1:
Table 1-5: BPI Flash Memory Connections to the FPGA
FPGA (U1) Pin
AJ28
AH28
AG31
AF30
AK29
AK28
AG29
AK30
AJ30
AH30
AH29
AL30
AL29
AN33
AM33
AM32
AV41
AU41
BA42
AU42
AT41
BA40
BA39
BB39
AW42
AW41
NA
AM36
AN36
AJ36
AJ37
AK37
20
Send Feedback
Net Name I/O Standard
FLASH_A0 LVCMOS18
FLASH_A1 LVCMOS18
FLASH_A2 LVCMOS18
FLASH_A3 LVCMOS18
FLASH_A4 LVCMOS18
FLASH_A5 LVCMOS18
FLASH_A6 LVCMOS18
FLASH_A7 LVCMOS18
FLASH_A8 LVCMOS18
FLASH_A9 LVCMOS18
FLASH_A10 LVCMOS18
FLASH_A11 LVCMOS18
FLASH_A12 LVCMOS18
FLASH_A13 LVCMOS18
FLASH_A14 LVCMOS18
FLASH_A15 LVCMOS18
FLASH_A16 LVCMOS18
FLASH_A17 LVCMOS18
FLASH_A18 LVCMOS18
FLASH_A19 LVCMOS18
FLASH_A20 LVCMOS18
FLASH_A21 LVCMOS18
FLASH_A22 LVCMOS18
FLASH_A23 LVCMOS18
FLASH_A24 LVCMOS18
FLASH_A25 LVCMOS18
NC
FLASH_D0 LVCMOS18
FLASH_D1 LVCMOS18
FLASH_D2 LVCMOS18
FLASH_D3 LVCMOS18
FLASH_D4 LVCMOS18
www.xilinx.com
BPI Flash Memory (U3)
Pin Number
A1
B1
C1
D1
D2
A2
C2
A3
B3
C3
D3
C4
A5
B5
C5
D7
D8
A7
B7
C7
C8
A8
G1
H8
B6
B8
NA H1
F2
E2
G3
E4
E5
Pin Name
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
DQ0
DQ1
DQ2
DQ3
DQ4
VC707 Evaluation Board
UG885 (v1.8) February 20, 2019