Memory Indirect Postindexed Mode - Motorola MC68030 User Manual

Data Organization and Addressing Capabilities

2.4.9 Memory Indirect Postindexed Mode

In this mode, the operand and its address are in memory. The processor calculates an
intermediate indirect memory address using the base register (An) and base displacement
(bd). The processor accesses a long word at this address and adds the index operand
(Xn.SIZE*SCALE) and the outer displacement to yield the effective address. Both
displacements and the index register contents are sign-extended to 32 bits.
In the syntax for this mode, brackets enclose the values used to calculate the intermediate
memory address. All four user-specified values are optional. Both the base and outer
displacements may be null, word, or long word. When a displacement is omitted or an
element is suppressed, its value is taken as zero in the effective address calculation.
GENERATION:
ASSEMBLER SYNTAX:
MODE:
ADDRESS REGISTER:
BASE DISPLACEMENT:
INDEX REGISTER:
SCALE:
OUTER DISPLACEMENT:
EFFECTIVE ADDRESS:
NUMBER OF EXTENSION WORDS:
2-14
EA = (bd + An) + Xn.SIZE*SCALE + od
([bd,An],Xn.SIZE*SCALE,od)
110
An
31
SIGN-EXTENDED VALUE
31
SIGN-EXTENDED VALUE
7
31
SIGN-EXTENDED VALUE
1,2, 3, 4, OR 5
MC68030 USER'S MANUAL
31
MEMORY ADDRESS
0
31
INDIRECT MEMORY ADDRESS
31
VALUE AT INDIRECT MEMORY ADDRESS
0
0
SCALE VALUE
0
31
OPERAND
0
+
0
POINTS TO
0
+
X
+
0
MOTOROLA