Motorola MC68030 User Manual page 155

Enhanced 32-bit microprocessor
Hide thumbs Also See for MC68030:
Table of Contents

Advertisement

Bus Operation
LONG WORD OPERAND
Figure 7-4 shows the required organization of data ports on the MC68030 bus for 8, 16, and
32-bit devices. The four bytes shown in Figure 7-4 are connected through the internal data
bus and data multiplexer to the external data bus. This path is the means through which the
MC68030 supports dynamic bus sizing and operand misalignment. Refer to 7.2.2
Misaligned Operands for the definition of misaligned operand. The data multiplexer
establishes the necessary connections for different combinations of address and data sizes.
The multiplexer takes the four bytes of the 32-bit bus and routes them to their required
positions. For example, OP0 can be routed to D24–D31, as would be the normal case, or it
can be routed to any other byte position to support a misaligned transfer. The same is true
for any of the operand bytes. The positioning of bytes is determined by the size (SIZ0 and
SIZ1) and address (A0 and A1) outputs.
The SIZ0 and SIZ1 outputs indicate the remaining number of bytes to be transferred during
the current bus cycle, as shown in Table 7-2.
The number of bytes transferred during a write or noncachable read bus cycle is equal to or
less than the size indicated by the SIZ0 and SIZ1 outputs, depending on port width and
operand alignment. For example, during the first bus cycle of a long-word transfer to a word
port, the size outputs indicate that four bytes are to be transferred, although only two bytes
are moved on that bus cycle. Cachable read cycles must always transfer the number of
bytes indicated by the port size.
A0 and A1 also affect operation of the data multiplexer. During an operand transfer, A2–A31
indicate the long-word base address of that portion of the operand to be accessed; A0 and
A1 indicate the byte offset from the base. Table 7-3 shows the encodings of A0 and A1 and
the corresponding byte offsets from the long-word base.
7-8
31
OP0
WORD OPERAND
Figure 7-3. Internal Operand Representation
MC68030 USER'S MANUAL
OP1
OP2
15
OP2
BYTE OPERAND
0
OP3
0
OP3
7
0
OP3
MOTOROLA

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents