Table of Contents
Advertisement
Bus Operation
S0
CLK
A31-A4
A3-A1
A0
FC2-FC0
SIZ1
SIZ0
R/W
ECS
OCS
AS
DS
DSACK1
DSACK0
DBEN
D31-D24
D23-D16
D7-D0
IPL2-IPL0
IPEND
Figure 7-44. Interrupt Acknowledge Cycle Timing
7-74
S2
S4
S0
READ CYCLE
MC68030 USER'S MANUAL
S2
S4
INTERRUPT LEVEL
VECTOR # FROM 8-BIT PORT
VECTOR # FROM 16-BIT PORT
VECTOR # FROM 32-BIT PORT
INTERRUPT
ACKNOWLEDGE
S0
S2
WRITE STACK
MOTOROLA
- Quick Links:
- Exception Processing
Hide quick links:
Advertisement
Table of Contents
