Table of Contents
Advertisement
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 ( PD78058F SUBSERIES)
(2) Communication operation
The 2-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception
is carried out bit-wise in synchronization with the serial clock.
Shift operation of the serial I/O shift register 0 (SIO0) is carried out in synchronization with the falling edge
of the serial clock (SCK0). The transmit data is held in the SO0 latch and is output from the SB0/P25 (or SB1/
P26) pin on an MSB-first basis. The receive data input from the SB0 (or SB1) pin is latched into the shift register
at the rising edge of SCK0.
Upon termination of 8-bit transfer, the shift register operation stops automatically and the interrupt request
flag (CSIIF0) is set.
SCK0
SB0 (SB1)
CSIIF0
Since the SB0 (SB1) pin specified in the serial data bus is an N-ch open-drain input output, it is necessary
for it to be pulled up externally. Also, it is necessary for the N-ch open-drain output to be set in the high
impedance state when receiving data, so write FFH in SIO0 in advance.
The SB0 (or SB1) pin generates the SO0 latch status and thus the SB0 (or SB1) pin output status can be
manipulated by setting bit 0 (RELT) and bit 1 (CMDT) of serial bus interface control register (SBIC). However,
do not carry out this manipulation during serial transfer.
Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27
output latch (refer to 16.4.5 SCK0/P27 pin output manipulation).
334
Figure 16-32. 2-Wire Serial I/O Mode Timings
1
2
3
D7
D6
D5
Transfer Start at the Falling Edge of SCK0
4
5
6
7
D4
D3
D2
8
D1
D0
End of Transfer
Advertisement
Table of Contents
