Mitsubishi Electric MELSEC iQ-R Series User Manual page 263

Temperature control module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

CH1 Control output cycle setting
Set the pulse cycle (ON/OFF cycle) of the transistor output.
OFF
Transistor output
The ON time of the control output cycle is determined by multiplying the control output cycle by the manipulated value (MV)
(%) calculated by a PID operation. When the manipulated value (MV) is stable, pulses are repeatedly output in the same
cycle.
Ex.
When 700 (70%) has been stored in 'CH1 Manipulated value (MV)' (Un\G403) and the value in the following buffer memory
area has been set as follows:
• 'CH1 Control output cycle setting' (Un\G504): 100 (100s)
100s  0.7 (70%) = 70s
The ON time is 70s. The transistor output is ON for 70s and OFF for 30s per 100s.
ON
Manipulated value
Transistor
OFF
output
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory area name
CH Control output cycle setting
CH Control output cycle setting (in the Q compatible mode)
■Setting range
• In the R mode
'Control output cycle unit selection setting' (Un\G304)
0: 1s cycle
1: 0.1s cycle
• In the Q compatible mode
Control output cycle unit selection setting (in the Q compatible mode)
(Un\G1024, b2)
0: 1s cycle
1: 0.1s cycle
■Two-position control
The setting is ignored.
■Default value
• 1s cycle: 30 (30s)
• 0.1s cycle: 300 (30s)
Manipulated value
(MV) (%)
ON
Control output cycle
Control output cycle
Control output cycle
100s
Manipulated value
(MV)(70%)
(MV)(70%)
70s
70s
Control output cycle
100s
100s
Manipulated value
(MV)(70%)
70s
CH1
CH2
504
704
47
79
Setting range
1 to 100 (1 to 100s)
5 to 1000 (0.5 to 100.0s)
Setting range
1 to 100 (1 to 100s)
5 to 1000 (0.5 to 100.0s)
CH3
CH4
904
1104
111
143
APPX
Appendix 3 Buffer Memory Areas
A
261

Advertisement

Table of Contents
loading

This manual is also suitable for:

R60tctrt2tt2R60tcrt4R60tctrt2tt2bwR60tcrt4bw

Table of Contents