Hitachi H8/3937 Series Hardware Manual page 487

Table of Contents

Advertisement

IWPR—Wakeup interrupt request register
Bit
7
IWPF7
Initial value
0
Read/Write
R/(W)*
Note: * All bits can only be written with 0, for flag clearing.
6
5
IWPF6
IWPF5
IWPF4
0
0
R/(W)*
R/(W)*
R/(W)*
Wakeup interrupt request register
0 Clearing conditions:
When IWPFn = 1, it is cleared by writing 0
1 Setting conditions:
When pin WKPn is designated for wakeup input and a
rising or falling edge is input at that pin
H'F9
4
3
2
IWPF3
IWPF2
0
0
0
R/(W)*
R/(W)*
System control
1
0
IWPF1
IWPF0
0
0
R/(W)*
R/(W)*
(n = 7 to 0)
475

Advertisement

Table of Contents
loading

Table of Contents