Hitachi H8/3937 Series Hardware Manual page 269

Table of Contents

Advertisement

3. Pin configuration
Table 10-4 shows the SCI3 pin configuration.
Table 10-4 Pin Configuration
Name
SCI3 clock
SCI3 receive data input
SCI3 transmit data output
4. Register configuration
Table 10-5 shows the SCI3 register configuration.
Table 10-5 Registers
Name
Serial mode register
Bit rate register
Serial control register 3
Transmit data register
Serial data register
Receive data register
Transmit shift register
Receive shift register
Bit rate counter
Clock stop register 1
Serial port control register
Abbrev.
I/O
SCK
I/O
3X
RXD
Input
3X
TXD
Output
3X
Abbrev.
R/W
SMR
R/W
BRR
R/W
SCR3
R/W
TDR
R/W
SSR
R/W
RDR
R
TSR
Protected
RSR
Protected
BRC
Protected
CKSTPR1
R/W
SPCR
R/W
Function
SCI3 clock input/output
SCI3 receive data input
SCI3 transmit data output
Initial Value
Address
H'00
H'FFA8/FF98
H'FF
H'FFA9/FF99
H'00
H'FFAA/FF9A
H'FF
H'FFAB/FF9B
H'84
H'FFAC/FF9C
H'00
H'FFAD/FF9D
H'FF
H'FFFA
H'C0
H'FF91
257

Advertisement

Table of Contents
loading

Table of Contents