Primary Delay Digital Filter Setting (Buffer Memory Address 48, 80: Un\G48, Un\G80) - Mitsubishi Electric MELSEC-Q Series User Manual

Loop control module
Hide thumbs Also See for MELSEC-Q Series:
Table of Contents

Advertisement

3 SPECIFICATIONS

3.5.21 Primary delay digital filter setting (buffer memory address 48, 80: Un\G48, Un\G80)

3 - 90
(1) The primary delay digital filter is designed to absorb sudden changes when the
measured value (PV) is input in a pulse format.
(2) The time required for 63.3% of the measured value (PV) to change is set.
When 0 is set, the primary delay digital filter turns off.
MELSEC-Q
3 - 90

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec-q62hlcMelsec-gx configurator-tcSw0d5c-qtcu-e

Table of Contents