Table of Contents
Advertisement
7.1.6.2. Short Frame Sync, Slave Mode
PCM_BCLK
PCM_SYNC
PCM_OUT
6
PCM_IN
Table 6. PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)
Ref No.
1
PCM bit clock frequency
2
PCM bit clock LOW
3
PCM bit clock HIGH
4
PCM_SYNC setup
5
PCM_SYNC hold
6
PCM_OUT delay
7
PCM_IN setup
8
PCM_IN hold
9
Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT
becoming high impedance
Document Number: 002-14949 Rev. *G
PRELIMINARY
Figure 10. PCM Timing Diagram (Short Frame Sync, Slave Mode)
1
4
5
Characteristics
2
3
9
HIGH IMPEDANCE
8
7
Minimum
Typical
–
–
41
–
41
–
8
–
8
–
0
–
8
–
8
–
0
–
CYW43353
Maximum
Unit
12
MHz
–
ns
–
ns
–
ns
–
ns
25
ns
–
ns
–
ns
25
ns
Page 31 of 113
Advertisement
Table of Contents
