Table of Contents
Advertisement
32.678 kHz
Sleep Clock
VBAT*
VDDIO
~ 2 Sleep cycles
WL_REG_ON
BT_REG_ON
*Notes:
1. VBAT should not rise 10%–90% faster than 40 microseconds or slower than 10 milliseconds.
2. VBAT should be up before or at the same time as VDDIO . VDDIO should NOT be present first or be held high before VBAT is high .
Document Number: 002-14949 Rev. *G
PRELIMINARY
Figure 45. WLAN = OFF, Bluetooth = ON
90% of VH
CYW43353
Page 106 of 113
Advertisement
Table of Contents
