Xilinx VC707 User Manual page 87

NET FMC1_HPC_LA30_P
NET FMC1_HPC_LA30_N
NET FMC1_HPC_LA29_P
NET FMC1_HPC_LA29_N
NET FMC1_HPC_LA19_P
NET FMC1_HPC_LA19_N
NET FMC1_HPC_LA32_P
NET FMC1_HPC_LA32_N
NET FMC1_HPC_LA20_P
NET FMC1_HPC_LA20_N
#NET VRP_34
#NET 8N545
NET FMC1_HPC_HA13_P
NET FMC1_HPC_HA13_N
NET FMC1_HPC_HA20_P
NET FMC1_HPC_HA20_N
NET FMC1_HPC_HA16_P
NET FMC1_HPC_HA16_N
NET FMC1_HPC_HA23_P
NET FMC1_HPC_HA23_N
NET FMC1_HPC_HA07_P
NET FMC1_HPC_HA07_N
NET FMC1_HPC_HA12_P
NET FMC1_HPC_HA12_N
NET FMC1_HPC_HA09_P
NET FMC1_HPC_HA09_N
NET FMC1_HPC_HA19_P
NET FMC1_HPC_HA19_N
NET FMC1_HPC_HA02_P
NET FMC1_HPC_HA02_N
NET FMC1_HPC_HA15_P
NET FMC1_HPC_HA15_N
NET FMC1_HPC_HA01_CC_P
NET FMC1_HPC_HA01_CC_N
NET FMC1_HPC_HA17_CC_P
NET FMC1_HPC_HA17_CC_N
NET FMC1_HPC_HA00_CC_P
NET FMC1_HPC_HA00_CC_N
NET FMC1_HPC_HA21_P
NET FMC1_HPC_HA21_N
NET FMC1_HPC_HA05_P
NET FMC1_HPC_HA05_N
NET FMC1_HPC_HA22_P
NET FMC1_HPC_HA22_N
NET FMC1_HPC_HA04_P
NET FMC1_HPC_HA04_N
NET FMC1_HPC_HA03_P
NET FMC1_HPC_HA03_N
NET FMC1_HPC_HA14_P
NET FMC1_HPC_HA14_N
NET FMC1_HPC_HA06_P
NET FMC1_HPC_HA06_N
NET FMC1_HPC_HA18_P
NET FMC1_HPC_HA18_N
NET FMC1_HPC_HA11_P
NET FMC1_HPC_HA11_N
NET FMC1_HPC_HA10_P
NET FMC1_HPC_HA10_N
NET FMC1_HPC_HA08_P
NET FMC1_HPC_HA08_N
#NET 8N546
#NET 9N472
NET FMC1_HPC_HB04_P
NET FMC1_HPC_HB04_N
NET FMC1_HPC_HB14_P
NET FMC1_HPC_HB14_N
NET FMC1_HPC_HB08_P
NET FMC1_HPC_HB08_N
NET FMC1_HPC_HB18_P
NET FMC1_HPC_HB18_N
NET FMC1_HPC_HB07_P
NET FMC1_HPC_HB07_N
NET FMC1_HPC_HB09_P
NET FMC1_HPC_HB09_N
NET FMC1_HPC_HB03_P
NET FMC1_HPC_HB03_N
NET FMC1_HPC_HB02_P
NET FMC1_HPC_HB02_N
NET FMC1_HPC_HB01_P
NET FMC1_HPC_HB01_N
NET FMC1_HPC_HB05_P
VC707 Evaluation Board
UG885 (v1.2) February 1, 2013
LOC = V30 | IOSTANDARD=LVCMOS18; # Bank
LOC = V31 | IOSTANDARD=LVCMOS18; # Bank
LOC = T29 | IOSTANDARD=LVCMOS18; # Bank
LOC = T30 | IOSTANDARD=LVCMOS18; # Bank
LOC = W30 | IOSTANDARD=LVCMOS18; # Bank
LOC = W31 | IOSTANDARD=LVCMOS18; # Bank
LOC = V29 | IOSTANDARD=LVCMOS18; # Bank
LOC = U29 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y29 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y30 | IOSTANDARD=LVCMOS18; # Bank
LOC = U28 | IOSTANDARD=LVCMOS18; # Bank
LOC = G31 | IOSTANDARD=LVCMOS18; # Bank
LOC = B36 | IOSTANDARD=LVCMOS18; # Bank
LOC = A37 | IOSTANDARD=LVCMOS18; # Bank
LOC = B34 | IOSTANDARD=LVCMOS18; # Bank
LOC = A34 | IOSTANDARD=LVCMOS18; # Bank
LOC = B39 | IOSTANDARD=LVCMOS18; # Bank
LOC = A39 | IOSTANDARD=LVCMOS18; # Bank
LOC = A35 | IOSTANDARD=LVCMOS18; # Bank
LOC = A36 | IOSTANDARD=LVCMOS18; # Bank
LOC = C38 | IOSTANDARD=LVCMOS18; # Bank
LOC = C39 | IOSTANDARD=LVCMOS18; # Bank
LOC = B37 | IOSTANDARD=LVCMOS18; # Bank
LOC = B38 | IOSTANDARD=LVCMOS18; # Bank
LOC = E32 | IOSTANDARD=LVCMOS18; # Bank
LOC = D32 | IOSTANDARD=LVCMOS18; # Bank
LOC = B32 | IOSTANDARD=LVCMOS18; # Bank
LOC = B33 | IOSTANDARD=LVCMOS18; # Bank
LOC = E33 | IOSTANDARD=LVCMOS18; # Bank
LOC = D33 | IOSTANDARD=LVCMOS18; # Bank
LOC = C33 | IOSTANDARD=LVCMOS18; # Bank
LOC = C34 | IOSTANDARD=LVCMOS18; # Bank
LOC = D35 | IOSTANDARD=LVCMOS18; # Bank
LOC = D36 | IOSTANDARD=LVCMOS18; # Bank
LOC = C35 | IOSTANDARD=LVCMOS18; # Bank
LOC = C36 | IOSTANDARD=LVCMOS18; # Bank
LOC = E34 | IOSTANDARD=LVCMOS18; # Bank
LOC = E35 | IOSTANDARD=LVCMOS18; # Bank
LOC = D37 | IOSTANDARD=LVCMOS18; # Bank
LOC = D38 | IOSTANDARD=LVCMOS18; # Bank
LOC = G32 | IOSTANDARD=LVCMOS18; # Bank
LOC = F32 | IOSTANDARD=LVCMOS18; # Bank
LOC = F36 | IOSTANDARD=LVCMOS18; # Bank
LOC = F37 | IOSTANDARD=LVCMOS18; # Bank
LOC = F34 | IOSTANDARD=LVCMOS18; # Bank
LOC = F35 | IOSTANDARD=LVCMOS18; # Bank
LOC = H33 | IOSTANDARD=LVCMOS18; # Bank
LOC = G33 | IOSTANDARD=LVCMOS18; # Bank
LOC = E37 | IOSTANDARD=LVCMOS18; # Bank
LOC = E38 | IOSTANDARD=LVCMOS18; # Bank
LOC = G36 | IOSTANDARD=LVCMOS18; # Bank
LOC = G37 | IOSTANDARD=LVCMOS18; # Bank
LOC = F39 | IOSTANDARD=LVCMOS18; # Bank
LOC = E39 | IOSTANDARD=LVCMOS18; # Bank
LOC = J37 | IOSTANDARD=LVCMOS18; # Bank
LOC = J38 | IOSTANDARD=LVCMOS18; # Bank
LOC = H38 | IOSTANDARD=LVCMOS18; # Bank
LOC = G38 | IOSTANDARD=LVCMOS18; # Bank
LOC = J36 | IOSTANDARD=LVCMOS18; # Bank
LOC = H36 | IOSTANDARD=LVCMOS18; # Bank
LOC = G34 | IOSTANDARD=LVCMOS18; # Bank
LOC = M23 | IOSTANDARD=LVCMOS18; # Bank
LOC = H24 | IOSTANDARD=LVCMOS18; # Bank
LOC = G24 | IOSTANDARD=LVCMOS18; # Bank
LOC = J21 | IOSTANDARD=LVCMOS18; # Bank
LOC = H21 | IOSTANDARD=LVCMOS18; # Bank
LOC = H25 | IOSTANDARD=LVCMOS18; # Bank
LOC = H26 | IOSTANDARD=LVCMOS18; # Bank
LOC = G21 | IOSTANDARD=LVCMOS18; # Bank
LOC = G22 | IOSTANDARD=LVCMOS18; # Bank
LOC = G26 | IOSTANDARD=LVCMOS18; # Bank
LOC = G27 | IOSTANDARD=LVCMOS18; # Bank
LOC = H23 | IOSTANDARD=LVCMOS18; # Bank
LOC = G23 | IOSTANDARD=LVCMOS18; # Bank
LOC = G28 | IOSTANDARD=LVCMOS18; # Bank
LOC = G29 | IOSTANDARD=LVCMOS18; # Bank
LOC = K28 | IOSTANDARD=LVCMOS18; # Bank
LOC = J28 | IOSTANDARD=LVCMOS18; # Bank
LOC = H28 | IOSTANDARD=LVCMOS18; # Bank
LOC = H29 | IOSTANDARD=LVCMOS18; # Bank
LOC = K27 | IOSTANDARD=LVCMOS18; # Bank
www.xilinx.com
VC707 Board UCF Listing
34 VCCO - VADJ_FPGA - IO_L20P_T3_34
34 VCCO - VADJ_FPGA - IO_L20N_T3_34
34 VCCO - VADJ_FPGA - IO_L21P_T3_DQS_34
34 VCCO - VADJ_FPGA - IO_L21N_T3_DQS_34
34 VCCO - VADJ_FPGA - IO_L22P_T3_34
34 VCCO - VADJ_FPGA - IO_L22N_T3_34
34 VCCO - VADJ_FPGA - IO_L23P_T3_34
34 VCCO - VADJ_FPGA - IO_L23N_T3_34
34 VCCO - VADJ_FPGA - IO_L24P_T3_34
34 VCCO - VADJ_FPGA - IO_L24N_T3_34
34 VCCO - VADJ_FPGA - IO_25_VRP_34
35 VCCO - VADJ_FPGA - IO_0_VRN_35
35 VCCO - VADJ_FPGA - IO_L1P_T0_35
35 VCCO - VADJ_FPGA - IO_L1N_T0_35
35 VCCO - VADJ_FPGA - IO_L2P_T0_AD4P_35
35 VCCO - VADJ_FPGA - IO_L2N_T0_AD4N_35
35 VCCO - VADJ_FPGA - IO_L3P_T0_DQS_AD12P_35
35 VCCO - VADJ_FPGA - IO_L3N_T0_DQS_AD12N_35
35 VCCO - VADJ_FPGA - IO_L4P_T0_AD5P_35
35 VCCO - VADJ_FPGA - IO_L4N_T0_AD5N_35
35 VCCO - VADJ_FPGA - IO_L5P_T0_AD13P_35
35 VCCO - VADJ_FPGA - IO_L5N_T0_AD13N_35
35 VCCO - VADJ_FPGA - IO_L6P_T0_35
35 VCCO - VADJ_FPGA - IO_L6N_T0_VREF_35
35 VCCO - VADJ_FPGA - IO_L7P_T1_AD6P_35
35 VCCO - VADJ_FPGA - IO_L7N_T1_AD6N_35
35 VCCO - VADJ_FPGA - IO_L8P_T1_AD14P_35
35 VCCO - VADJ_FPGA - IO_L8N_T1_AD14N_35
35 VCCO - VADJ_FPGA - IO_L9P_T1_DQS_AD7P_35
35 VCCO - VADJ_FPGA - IO_L9N_T1_DQS_AD7N_35
35 VCCO - VADJ_FPGA - IO_L10P_T1_AD15P_35
35 VCCO - VADJ_FPGA - IO_L10N_T1_AD15N_35
35 VCCO - VADJ_FPGA - IO_L11P_T1_SRCC_35
35 VCCO - VADJ_FPGA - IO_L11N_T1_SRCC_35
35 VCCO - VADJ_FPGA - IO_L12P_T1_MRCC_35
35 VCCO - VADJ_FPGA - IO_L12N_T1_MRCC_35
35 VCCO - VADJ_FPGA - IO_L13P_T2_MRCC_35
35 VCCO - VADJ_FPGA - IO_L13N_T2_MRCC_35
35 VCCO - VADJ_FPGA - IO_L14P_T2_SRCC_35
35 VCCO - VADJ_FPGA - IO_L14N_T2_SRCC_35
35 VCCO - VADJ_FPGA - IO_L15P_T2_DQS_35
35 VCCO - VADJ_FPGA - IO_L15N_T2_DQS_35
35 VCCO - VADJ_FPGA - IO_L16P_T2_35
35 VCCO - VADJ_FPGA - IO_L16N_T2_35
35 VCCO - VADJ_FPGA - IO_L17P_T2_35
35 VCCO - VADJ_FPGA - IO_L17N_T2_35
35 VCCO - VADJ_FPGA - IO_L18P_T2_35
35 VCCO - VADJ_FPGA - IO_L18N_T2_35
35 VCCO - VADJ_FPGA - IO_L19P_T3_35
35 VCCO - VADJ_FPGA - IO_L19N_T3_VREF_35
35 VCCO - VADJ_FPGA - IO_L20P_T3_35
35 VCCO - VADJ_FPGA - IO_L20N_T3_35
35 VCCO - VADJ_FPGA - IO_L21P_T3_DQS_35
35 VCCO - VADJ_FPGA - IO_L21N_T3_DQS_35
35 VCCO - VADJ_FPGA - IO_L22P_T3_35
35 VCCO - VADJ_FPGA - IO_L22N_T3_35
35 VCCO - VADJ_FPGA - IO_L23P_T3_35
35 VCCO - VADJ_FPGA - IO_L23N_T3_35
35 VCCO - VADJ_FPGA - IO_L24P_T3_35
35 VCCO - VADJ_FPGA - IO_L24N_T3_35
35 VCCO - VADJ_FPGA - IO_25_VRP_35
36 VCCO - FMC1_VIO_B_M2C - IO_0_VRN_36
36 VCCO - FMC1_VIO_B_M2C - IO_L1P_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L1N_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L2P_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L2N_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L3P_T0_DQS_36
36 VCCO - FMC1_VIO_B_M2C - IO_L3N_T0_DQS_36
36 VCCO - FMC1_VIO_B_M2C - IO_L4P_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L4N_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L5P_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L5N_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L6P_T0_36
36 VCCO - FMC1_VIO_B_M2C - IO_L6N_T0_VREF_36
36 VCCO - FMC1_VIO_B_M2C - IO_L7P_T1_36
36 VCCO - FMC1_VIO_B_M2C - IO_L7N_T1_36
36 VCCO - FMC1_VIO_B_M2C - IO_L8P_T1_36
36 VCCO - FMC1_VIO_B_M2C - IO_L8N_T1_36
36 VCCO - FMC1_VIO_B_M2C - IO_L9P_T1_DQS_36
36 VCCO - FMC1_VIO_B_M2C - IO_L9N_T1_DQS_36
36 VCCO - FMC1_VIO_B_M2C - IO_L10P_T1_36
87