Xilinx VC707 User Manual page 8

Evaluation board for the virtex-7 fpga
Hide thumbs Also See for VC707:
Table of Contents

Advertisement

Chapter 1: VC707 Evaluation Board Features
X-Ref Target - Figure 1-2
Round callout references a component
00
on the front side of the board
14
17
6
15
21
18
Table 1-1: VC707 Board Component Descriptions
Reference
Callout
Designator
1
U1
Virtex-7 FPGA with cooling fan
2
J1
DDR3 SODIMM memory (1 GB)
3
U3
BPI parallel NOR flash memory (1 Gb)
4
U8, J2
USB ULPI transceiver, USB mini-B connector
5
U29
SD card interface connector
6
U26
USB JTAG interface, USB micro-B connector
7
U51
System clock, 200 MHz, LVDS (back side of board)
8
U34
I
156.250 MHz default frequency (back side of board)
9
J31, J32
User SMA clock
10
J25, J26
GTX transceiver SMA reference clock
11
U24
Jitter attenuated clock (back side of board)
12
GTX transceiver Quad 111 – Quad 119
8
30
33
10
20
2
7
16
34
13
Figure 1-2: VC707 Board Component Locations
Component Description
2
C programmable user clock LVDS,
www.xilinx.com
Square callout references a component
00
on the back side of the board
31
26
11
8
28
3
9
1
35
12
29
19
User rotary switch
25
located under LCD
XC7VX485T-2FFG1761C
Micron MT8JTF12864HZ-1G6G1
Micron/Numonyx PC28F00AG18FE
SMSC USB3320-EZK
Molex 67840-8001
Digilent USB JTAG module
SiTime SIT9102-243N25E200.0000
Silicon Labs SI570BAB0000544DG
Rosenberger 32K10K-400L5
Rosenberger 32K10K-400L5
Silicon Labs SI5324C-C-GM
Embedded within FPGA U1
22
5
27
24
4
32
32
23
UG885_c1_02_092812
Schematic
0381418
Notes
Page
Number
21
35
44
37
20
32
32
32
32
33
12 – 15
VC707 Evaluation Board
UG885 (v1.2) February 1, 2013

Advertisement

Table of Contents
loading

Table of Contents