Xilinx VC707 User Manual page 73

X-Ref Target - Figure 1-37
U3
P28F00AG18FE
1Gb Flash Memory
RST_B
CLK
WE_B
OE_B
ADV_B
NC
A27
A[26:01]
D[15:00]
CE_B
RDWR_B
(VCC, VCCQ, 1.8V)
VC707 Evaluation Board
UG885 (v1.2) February 1, 2013
SW9
Part of
GND
SW11
Mode
Switch
1.8V
Part of
SW11
A25
A24
FLASH_A[25:0]
U40
Oscillator
80 MHz
Figure 1-37: VC707 Board Configuration Circuit
www.xilinx.com
U1
FPGA
PROG_B
VBATT
Bank 0
(VCCO = 1.8V)
M[2:0]
INIT_B
DONE
CCLK
FWE_B
FOE_B
ADV_B
RS1
RS0
Bank 15
(VCCO = 1.8V)
GND
NC
A[26:25]
A[23:16]
A[15:00]
D[15:00]
Bank 14
(VCCO = 1.8V)
FCS_B
WAIT
EMCCLK
Configuration Options
VCCAUXIO (2.0V)
TCK
D6
TMS
BAS40-04
TDI
TDO
5 kΩ
1.8V
B1
261Ω
GND
3.3V
DS10
GREEN
261Ω
Q15
NDS331N
460 mW
GND
UG885_c1_34_030512
73