Table of Contents
Advertisement
1. 4 Te ch n i c a l S p e c i f ic a t i o n
Table 1: CP6005(X)-SA Main Specifications
FEATURES
CPU & Graphics Controller
PCH
Main Memor y
Flash Memory
EEPROM
CompactPCI
Standard Rear I/O
www.kontron.com
The CP6005(X)-SA supports the following 4
» Quad-core Intel® Core™ i7-4860EQ (SV), 1.8 GHz, 6 MB L3 cache, GT3e, In-
tel® Iris™ Pro Graphics 5200
» Quad-core Intel® Core™ i7-4700EQ (SV), 2.4 GHz, 6 MB L3 cache, GT2, Intel®
HD Graphics 4600
» Dual-core Intel® Core™ i5-4400E (SV), 2.7 GHz, 3 MB L3 cache, GT2, Intel®
HD Graphics 4600
Intel® QM87 Chipset
Up to 16 GB, dual-channel DDR3 SDRAM memor y with ECC running at 1600 MHz on
two SODIMM sockets
Two 16 MB SPI boot flash chips for two separate uEFI BIOS images
Up to 64 GB SLC NAND flash via an onboard SATA Flash module (SSD)
EEPROM with 64 kbit
CompactPCI interface:
» Compliant with CompactPCI Specif ication PICMG 2.0 R 3.0:
» System controller operation
» 64-bit / 66 MHz PCI or PCI-X master interface with dedicated PCIe-to-PCI-
X bridge
» 3.3V or 5V signaling levels (universal signaling support)
» Compliant with the Packet Switching Specif ication PICMG 2.16.
The CP6005(X)-SA supports System Master hot swap functionality and applica-
tion-dependent hot swap functionality when used in a per ipheral slot.
When used as a System Master, the CP6005(X)-SA suppor ts individual clocks for
each slot and the ENUM signal handling is in compliance with the PICMG 2.1 Hot
Swap Specif ication.
When installed in a peripheral slot, the CP6005(X)-SA is isolated from the Com-
pactPCI bus. It receives power from the backplane and supports rear I/O and, if
the system supports it, packet switching (in this case up to two channels of Giga-
bit Ethernet).
The following interfaces are routed to the rear I/O connectors J3 and J5.
COMA (RS-232 signaling) and COMB (RS-232 signaling); no buf fer on the rear I/O
module is necessar y
» 4 x USB 2.0
» 1 x CRT VGA, 2 x HDMI/DVI
» 1 x HDA
» 2 x Gigabit Ethernet (compliant with PICMG 2.16, R 1.0)
» 4 x SATA 3 Gb/s
» 4 x GPIs and 4 GPOs (LVTTL signaling)
» System write protection
SPECIFICATIONS
th
generation processors:
User Guide
CP6005(X)-SA
18
Advertisement
Table of Contents
