Chapter 10 Fpga Development; Fpga Development Procedures - Mitsubishi Electric NZ2GN2S-D41P01 User Manual

Cc-link ie tsn fpga module
Table of Contents

Advertisement

10
FPGA DEVELOPMENT
A sample circuit is written in the configuration ROM of the factory-shipped FPGA module. This chapter shows an example of
changing the sample circuit.
10.1

FPGA Development Procedures

The only block that requires to be developed (design/verification) is the user circuit block (uc2_top.v). Do not modify the circuit
description of the standard circuit. If the standard circuit is modified, the operation of various functions cannot be guaranteed.
The FPGA configuration of the FPGA module is shown below.
DDR3L
DDR3L SDRAM I/F
SDRAM
Micro-
Microcomputer I/F
computer
Configuration data I/F
Configuration ROM
CLKIN
Oscillator
circuit
10 FPGA DEVELOPMENT
140
10.1 FPGA Development Procedures
Top part (top1)
Standard
circuit
DDR3L SDRAM data
Microcomputer data
User circuit
Standard
block
circuit
B0 data
(uc2_top.v)
B1 data
B2 data
E0 data
E1 data
E2 data
B0 I/F
Connector
B0
B1 I/F
Connector
B1
B2 I/F
Connector
B2
Connector
E0 I/F
E0
E1 I/F
E1
E2 I/F
E2

Advertisement

Table of Contents
loading

Table of Contents