Motorola DragonBall MC68328 User Manual page 36

Integrated processor
Table of Contents

Advertisement

RESERVED
This bit is not used and reads 0.
MRTC
(Mask RTC Interrupt, Bit 4)
This bit, while set, indicates that the real-time clock interrupt is masked. It is set to 1 after
reset.
0 = Enable RTC interrupt
1 = Mask RTC interrupt
MKB
(Mask Keyboard Interrupt, Bit 6)
This bit, while set, indicates that the keyboard interrupt is masked. It is set to 1 after reset.
0 = Enable KB interrupt
1 = Mask KB interrupt
MPWM
(Mask PWM Interrupt, Bit 7)
This bit, while set, indicates that the PWM interrupt is masked. It is set to 1 after reset.
0 = Enable PWM interrupt
1 = Mask PWM interrupt
MINT0
(Mask External INT0, Bit 8)
This bit, while set, indicates that the external interrupt INT0 is masked. It is set to 1 after
reset.
0 = Enable INT0 interrupt
1 = Mask INT0 interrupt
MINT1
(Mask External INT1, Bit 9)
This bit, while set, indicates that the external interrupt INT1 is masked. It is set to 1 after
reset.
0 = Enable INT1 interrupt
1 = Mask INT1 interrupt
MINT2
(Mask External INT2, Bit 10)
This bit, while set, indicates that the external interrupt INT2 is masked. It is set to 1 after
reset.
0 = Enable INT2 interrupt
1 = Mask INT2 interrupt
MINT3
(Mask External INT3, Bit 11)
This bit, while set, indicates that the external interrupt INT3 is masked. It is set to 1 after
reset.
0 = Enable INT3 interrupt
1 = Mask INT3 interrupt
MOTOROLA
MC68328 DRAGONBALL PROCESSOR USER'S MANUAL
System Integration Module
2-11

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents