Table of Contents
Advertisement
The following is a reference circuit for dual-camera applications.
CAM0_RST
GPIO_12
CAM0_MCLK
CCI_I2C_SDA0
CCI_I2C_SCL0
CSI0_LN3_P
CSI0_LN3_N
CSI0_LN2_P
CSI0_LN2_N
CSI0_LN1_P
CSI0_LN1_N
CSI0_LN0_P
CSI0_LN0_N
CSI0_CLK_P
CSI0_CLK_N
CCI_I2C_SDA1
CCI_I2C_SCL1
CAM1_RST
GPIO_32
CAM1_MCLK
CSI1_LN3_P
CSI1_LN3_N
CSI1_LN2_P
CSI1_LN2_N
CSI1_LN1_P
CSI1_LN1_N
CSI1_LN0_P
CSI1_LN0_N
CSI1_CLK_P
CSI1_CLK_N
Figure 23: Reference Circuit for Dual-Camera Applications
SG560D_Series_Hardware_Design
VREG_L5P_2P8
VREG_L4P_2P9
VREG_L2P_1P1
VREG_L6P_1P8
EMI
EMI
EMI
EMI
EMI
VREG_L3P_2P8
2.2K
VREG_L1P_1P05
2.2K
EMI
EMI
EMI
EMI
EMI
Smart Module Series
AFVDD
AVDD
DVDD
DOVDD
AVDD
DVDD
DOVDD
81 / 134
Advertisement
Table of Contents
