Quectel SG560D Series Hardware Design page 31

Smart module
Table of Contents

Advertisement

Pin Name
PCIE1_REFCLK_P
PCIE1_REFCLK_
M
PCIE1_RX0_P
PCIE1_RX0_M
PCIE1_RX1_P
PCIE1_RX1_M
PCIE1_TX0_P
PCIE1_TX0_M
PCIE1_TX1_P
PCIE1_TX1_M
PCIE1_RST_N
PCIE1_CLKREQ_
N
PCIE1_WAKE_N
LCM Interface
Pin Name
DSI_CLK_P
DSI_CLK_N
DSI_LN0_P
DSI_LN0_N
DSI_LN1_P
DSI_LN1_N
DSI_LN2_P
SG560D_Series_Hardware_Design
Pin No.
I/O
Description
PCIe1 reference
594
AIO
clock (+)
PCIe1 reference
593
AIO
clock (-)
597
AI
PCIe1 recive 0 (+)
596
AI
PCIe1 recive 0 (-)
599
AI
PCIe1 recive 1 (+)
598
AI
PCIe1 recive 1 (-)
PCIe1 transmit 0
601
AO
(+)
600
AO
PCIe1 transmit 0 (-)
PCIe1 transmit 1
603
AO
(+)
602
AO
PCIe1 transmit 1 (-)
605
DO
PCIe1 reset
PCIe1 clock
606
DI
request
607
DI
PCIe1 wake up
Pin No.
I/O
Description
366
AO
LCD MIPI clock (+)
370
AO
LCD MIPI clock (-)
LCD MIPI lane 0
380
AO
data (+)
LCD MIPI lane 0
377
AO
data (-)
LCD MIPI lane 1
376
AO
data (+)
LCD MIPI lane 1
373
AO
data (-)
LCD MIPI lane 2
372
AO
data (+)
Smart Module Series
DC Characteristics
1.8 V
DC Characteristics
Comment
Requires
differential
impedance of
85 Ω.
Comment
Requires
differential
impedance of
85 Ω.
30 / 134

Advertisement

Table of Contents
loading

Table of Contents