Field Description
BOOT_BLOCK_A
BOOT_SPI
5.5.11
PLD Write Protect and I
The MVME2500 PLD provides an 8-bit register which is used to indicate the status of I
and SPI write-protect manual switches and is used to control the SPI write-enable.The I
debug ports are also provided in this register which is used in controlling the bus' status.
Table 5-14 PLD Write Protect and I
REG
Bit
Field
OPER
RESET
Field Description
MASTER_WP_DISABLED
FLASH_WP_N
I2C_DEBUG_EN
SERIAL_FLASH_WP
MVME2500 Installation and Use (6806800L01S)
Boot Block Manual Selector Switch
1 - SPI0
0 - SPI1
Actual Boot Bank
1 - SP1
0 - SPI0
2
PLD Write Protect I
C Debug- 0xFFDF0054
7
6
5
MASTE
R_WP_
FLASH_
RSVD
DISABL
WP_N
ED
R
R
R
0
1
0
I2C devices manual switch write-protect status
1 - Write-protect enabled
0 - Write-protect disabled
SPI devices manual switch write-protect status
1 - Write-protect disabled
0 - Write-protect enabled
I2C debug ports (I2C_1_D and I2C_1_C) enable
1 - Drive Enabled
0 - Drive Disabled
SPI devices write-protect register
1 - Write-protect enabled
0 - Write-protect disabled
Memory Maps and Registers
2
C Debug Register
2
C Debug Register
4
3
SERIAL_
I2C_DE
FLASH_
BUG_EN
WP
R/W
R/W
0
1
2
1
0
RSVD
I2C_1_D I2C_1_C
R
R/W
R/W
0
1
1
2
C
2
C
97
Need help?
Do you have a question about the MVME2500 and is the answer not in the manual?