Memory Management Fault Address Register (Mmfar); Bus Fault Address Register (Bfar) - ST STM32F3 Series Programming Manual

Core peripherals
4.4.15

Memory management fault address register (MMFAR)

Address offset: 0x34
Reset value: undefined
Required privilege: Privileged
31 30 29 28
rw rw rw rw
15 14 13 12
rw rw rw rw
Bits 31:0 MMFAR: Memory management fault address
When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the
location that generated the memory management fault.
When an unaligned access faults, the address is the actual address that faulted. Because a
single read or write instruction can be split into multiple aligned accesses, the fault address
can be any address in the range of the requested access size.
Flags in the MMFSR register indicate the cause of the fault, and whether the value in the
MMFAR is valid. See
page
4.4.16

Bus fault address register (BFAR)

Address offset: 0x38
Reset value: undefined
Required privilege: Privileged
31 30 29 28
rw rw rw rw
15 14 13 12
rw rw rw rw
Bits 31:0 BFAR: Bus fault address
When the BFARVALID bit of the BFSR is set to 1, this field holds the address of the location
that generated the bus fault.
When an unaligned access faults the address in the BFAR is the one requested by the
instruction, even if it is not the address of the fault.
Flags in the BFSR register indicate the cause of the fault, and whether the value in the BFAR
is valid. See
242/262
27 26 25
rw rw rw
11 10 9
rw rw rw
Configurable fault status register (CFSR; UFSR+BFSR+MMFSR) on
237.
27 26 25
rw rw rw
11 10 9
rw rw rw
Configurable fault status register (CFSR; UFSR+BFSR+MMFSR) on page
PM0214 Rev 10
24 23 22 21
MMFAR[31:16]
rw rw rw rw
8 7 6 5
MMFAR[15:0]
rw rw rw rw
24 23 22 21
BFAR[31:16]
rw rw rw rw
8 7 6 5
BFAR[15:0]
rw rw rw rw
20 19 18 17
rw rw rw rw
4 3 2 1
rw rw rw rw
20 19 18 17
rw rw rw rw
4 3 2 1
rw rw rw rw
PM0214
16
rw
0
rw
16
rw
0
rw
237.