Block Diagram - Renesas H8 Series Hardware Manual

8-bit single-chip microcomputer
Hide thumbs Also See for H8 Series:
Table of Contents

Advertisement

6.4.4

Block Diagram

Figure 6.6 shows a block diagram of the flash memory.
FLMCR
EBR1
EBR2
Legend:
FLMCR: Flash memory control register
EBR1:
Erase block register 1
EBR2:
Erase block register 2
Figure 6.6 Block Diagram of Flash Memory (Example of the H8/3644F)
8
Internal data bus (upper)
8
Internal data bus (lower)
Bus interface/control section
H'0000
H'0002
H'0004
On-chip flash memory (32 kbytes)
H'7FFC
H'7FFE
Upper byte
(even address)
H'0001
H'0003
H'0005
H'7FFD
H'7FFF
Lower byte
(odd address)
Rev. 6.00 Sep 12, 2006 page 113 of 526
Section 6 ROM
Operating
TEST
mode
REJ09B0326-0600

Advertisement

Table of Contents
loading

Table of Contents