Making A State Compare Analyzer Measurement - HP 16554A Programmer's Manual

State/timing logic analyzers
Table of Contents

Advertisement

Making a State Compare Analyzer Measurement

This program example acquires a state listing, copies the listing to the
compare listing, acquires another state listing, and compares both listings to
find differences.
This program is written so that you can run it with the HP E2433-60004 Logic
Analyzer Training Board. This example is the same as the "State Compare"
example in chapter 3 of the HP E2433 Logic Analyzer Training Kit.
10
! *********** STATE COMPARE EXAMPLE ********************************
20
!
for the HP 16554A/HP 16555A/HP 16555D Logic Analyzer
30
!
40
!
50
!******* SELECT THE HP 16554A/HP 16555A/HP 16555D MODULE ***********
60
! Select the slot in which the module is installed.
70
! In this example, it is in slot B of the mainframe.
80
!
90
OUTPUT 707;":SELECT 2"
100
!
110
!************** CONFIGURE THE STATE ANALYZER ***********************
120
! Name Machine 1 "STATE," configure Machine 1 as a compare state
130
! analyzer, and assign pod 1 to Machine 1.
140
!
150
OUTPUT 707;":MACHINE1:NAME 'STATE'"
160
OUTPUT 707;":MACHINE1:TYPE COMPARE"
170
OUTPUT 707;":MACHINE1:ASSIGN 1"
180
!
190
! ******************************************************************
200
! Remove all labels previously set up, make a label "SCOUNT," specify
210
! positive logic, and assign the lower 8 bits of pod 1 to the label.
220
!
230
OUTPUT 707;":MACHINE1:SFORMAT:REMOVE ALL"
240
OUTPUT 707;":MACHINE1:SFORMAT:LABEL 'SCOUNT', POS, 0,0,255"
250
!
260
! ******************************************************************
270
! Make the "J" clock the Master clock and specify the falling edge.
280
!
290
OUTPUT 707;":MACHINE1:SFORMAT:MASTER J, FALLING"
300
!
Programming Examples
Making a State Compare Analyzer Measurement
18–9

Advertisement

Table of Contents
loading

This manual is also suitable for:

16555d16555a

Table of Contents