Flash - Altera Cyclone III LS Reference Manual

Fpga development board
Table of Contents

Advertisement

Chapter 2: Board Components
Memory
Table 2–40. SSRAM Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 3)
Board Reference
U14.A7
Byte write enable
U14.B5
Byte lane 0 write enable
U14.A5
Byte lane 1 write enable
U14.A4
Byte lane 2 write enable
U14.B4
Byte lane 3 write enable
U14.B3
Chip enable
U14.A6
Chip enable
U14.A3
Chip enable
U14.B6
Clock
U14.N11
Data bus parity byte lane 0
U14.C11
Data bus parity byte lane 1
U14.C1
Data bus parity byte lane 2
U14.N1
Data bus parity byte lane 3
U14.B7
Global write enable
U14.R1
Mode
U14.B8
Output enable
U14.H11
Sleep
Table 2–41
Table 2–41. SSRAM Component Reference and Manufacturing Information
Board Reference
U14
Standard Synchronous Pipelined
SCD, 512 K × 36, 200 MHz

Flash

The flash interface consists of a single synchronous flash memory device, providing
64 Mbyte with a 16-bit data bus. This device is part of the shared FSM bus which
connects to the flash memory, SRAM, and MAX II CPLD EPM2210 System Controller.
There are two 256-Mbyte die per package with A(25) low selecting the lower die and
A(25) high selecting the upper die. The parameter blocks are 32 K and main blocks are
128 K. The parameters of this device are located at both the top and bottom of the
address space.
This 16-bit data memory interface can sustain burst read operations at up to 52 MHz
for a throughput of 832 Mbps. The write performance is 125 µs for a single word and
440 µs for a 32-word buffer. The erase time is 400 ms for a 32 K parameter block and
1200 ms for a 128 K main block.
© October 2009 Altera Corporation
Description
Schematic Signal Name
SRAM_BWEn
SRAM_BWn0
SRAM_BWn1
SRAM_BWn2
SRAM_BWn3
SRAM_CE2
SRAM_CE3n
SRAM_CEn
SRAM_CLK
SRAM_DQP0
SRAM_DQP1
SRAM_DQP2
SRAM_DQP3
SRAM_GWn
SRAM_MODE
SRAM_OEn
SRAM_ZZ
lists the SSRAM component reference and manufacturing information.
Description
I/O Standard
Manufacturing
Manufacturer
Part Number
ISSI Inc.
IS61VPS51236A-250B3
Cyclone III LS FPGA Development Board Reference Manual
Cyclone III LS Device
Pin Number
AH8
AC12
AH11
AH4
AE22
AH10
2.5-V
AG25
AD19
AF22
AE8
AE17
AC19
AB13
AH14
Manufacturer
Website
www.issi.com
2–41

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Cyclone III LS and is the answer not in the manual?

Questions and answers

Table of Contents