Altera Cyclone III LS Reference Manual page 38

Fpga development board
Table of Contents

Advertisement

2–30
Table 2–34
functions.
Table 2–34. HSMC Port A Pin Assignments, Schematic Signal Names, and Functions (Part 1 of 3)
Board
Reference
J2.33
Management serial data
J2.34
Management serial clock
J2.35
JTAG clock signal
J2.36
JTAG mode select signal
J2.37
JTAG data output
J2.38
JTAG data input
J2.39
Dedicated CMOS clock out
J2.40
Dedicated CMOS clock in
J2.41
Dedicated CMOS I/O bit 0
J2.42
Dedicated CMOS I/O bit 1
J2.43
Dedicated CMOS I/O bit 2
J2.44
Dedicated CMOS I/O bit 3
J2.47
LVDS TX bit 0 or CMOS bit 4
J2.48
LVDS RX bit 0 or CMOS bit 5
J2.49
LVDS TX bit 0n or CMOS bit 6
J2.50
LVDS RX bit 0n or CMOS bit 7
J2.53
LVDS TX bit 1 or CMOS bit 8
J2.54
LVDS RX bit 1 or CMOS bit 9
J2.55
LVDS TX bit 1n or CMOS bit 10
J2.56
LVDS RX bit 1n or CMOS bit 11
J2.59
LVDS TX bit 2 or CMOS bit 12
J2.60
LVDS RX bit 2 or CMOS bit 13
J2.61
LVDS TX bit 2n or CMOS bit 14
J2.62
LVDS RX bit 2n or CMOS bit 15
J2.65
LVDS TX bit 3 or CMOS bit 16
J2.66
LVDS RX bit 3 or CMOS bit 17
J2.67
LVDS TX bit 3n or CMOS bit 18
J2.68
LVDS RX bit 3n or CMOS bit 19
J2.71
LVDS TX bit 4 or CMOS bit 20
J2.72
LVDS RX bit 4 or CMOS bit 21
J2.73
LVDS TX bit 4n or CMOS bit 22
J2.74
LVDS RX bit 4n or CMOS bit 23
J2.77
LVDS TX bit 5 or CMOS bit 24
J2.78
LVDS RX bit 5 or CMOS bit 25
J2.79
LVDS TX bit 5n or CMOS bit 26
J2.80
LVDS RX bit 5n or CMOS bit 27
Cyclone III LS FPGA Development Board Reference Manual
lists the HSMC port A interface pin assignments, signal names, and
Description
Schematic Signal
Name
HSMA_SDA
HSMA_SCL
JTAG_TCK
JTAG_TMS
HSMA_JTAG_TDO
HSMA_JTAG_TDI
HSMA_CLKOUT0
HSMA_CLKIN0
HSMA_D0
HSMA_D1
HSMA_D2
HSMA_D3
HSMA_TX_P0
HSMA_RX_P0
HSMA_TX_N0
HSMA_RX_N0
HSMA_TX_P1
HSMA_RX_P1
HSMA_TX_N1
HSMA_RX_N1
HSMA_TX_P2
HSMA_RX_P2
HSMA_TX_N2
HSMA_RX_N2
LVDS or 2.5-V
HSMA_TX_P3
HSMA_RX_P3
HSMA_TX_N3
HSMA_RX_N3
HSMA_TX_P4
HSMA_RX_P4
HSMA_TX_N4
HSMA_RX_N4
HSMA_TX_P5
HSMA_RX_P5
HSMA_TX_N5
HSMA_RX_N5
Chapter 2: Board Components
Components and Interfaces
(1)
Cyclone III LS
Device
I/O Standard
Pin Number
T26
R26
2.5-V
P28
A16
AC22
AC21
AD21
W28
AA23
K24
AA24
J24
Y23
G23
W23
G24
R23
D26
R24
D27
R27
D28
R28
C28
U23
E27
U24
E26
U25
F28
U26
E28
© October 2009 Altera Corporation

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Cyclone III LS and is the answer not in the manual?

Questions and answers

Table of Contents